PF776-03
SED1526/28 Series
SED1526/28 Series
Dot Matrix LCD Controller Driver
SSC5000Series
q
Ultra Low Power Consumption
q
Built-in Power Supply Circuit for LCD
q
97 Driver Outputs
s
DESCRIPTION
The SED1526 series is a single-chip LCD driver for dot-matrix liquid crystal displays (LCD’s). It accepts serial or
8-bit parallel display data directly from a microprocessor and stores data in an on-chip display RAM. It can
generate an LCD drive signal independent from microprocessor clock.
As the SED1526 series features the very low power dissipation and wide operating voltage range, it can easily
realize a powerful but compact display unit having a small battery.
A single chip of SED1526 series can drive a 17×80-pixel or 33×64-pixel LCD panel.
(Note: The SED1526 series are not designed to have EMI resistance.)
s
FEATURES
q
q
q
q
q
q
Direct data display using the display RAM. When RAM data bit is 0, it is not displayed; when 1, it is displayed.
Large 80×33-bit RAM capacity
On-chip LCD driver circuit (97 segment and common drivers)
High-speed, 8-bit microprocessor interface allowing direct connection to both the 8080 and 6800
Supported serial interface
Rich command functions (upward compatible to SED1520 Series); they are Read/Write Display Data, Display
On/Off Switching, Set Page Address, Set Initial Display Line, Set Column Address, Read Status, Static Drive
On/Off Switching, Select Duty, Duty+1, Read-Modify-Write, Select Segment Driver Direction, Power Save,
Reset, Set Power Control, Set Electronic Controls, Clock Stop.
On-chip CR oscillation circuit (OSC)
On-chip LCD power circuit (The internal and external LCD power supplies are software selectable.)
Very low power consumption
Flexible power voltages; 2.4 to 6.0 V (for logic) and -13.0 to -4.0V(V
DD
-V
5
)
–40 to +85°C wide operating temperature range
CMOS process
Package: QFP5-128pin (plastic), Die form (Al pad, Au bump)
q
q
q
q
q
q
q
s
LINE UP (Series specifications: ex. 128-pin flat package)
Model
SED1526F
0A
SED1526F
AA
SED1526F
EA
SED1528F
0A
Type 1
Operating clock
(Internal OSC)
20 KHz
20 KHz
20 KHz
20 KHz
Duty
1/8, 1/9, 1/16, 1/17
1/8, 1/9, 1/16, 1/17
1/8, 1/9, 1/16, 1/17
1/32, 1/33
Segment
driver
80
80
80
64
Common
driver
17
17
17
33
V
REG
type
Tpye 1
Tpye 1
Tpye 2
Type 1
CMOS
pin positions
Type A
Type B
Type A
Type A
V
REG
(Built-in power supply regulating voltage)
Temperature gradient: 0.17%/°C
Type 2 V
REG
(Built-in power supply regulating voltage)
Temperature gradient: 0.00%/°C
Refer to No. P3 (Package pin layout), No. P4 (PAD layout) and No. P5 (PAD coordinates).
An SED1526 series package has one of following subcodes according to its package type (an example of SED1526):
SED1526F
0A
: QFP5-128pin flat package
SED1526D
0
: Bear chip
SED1526D
0A
having aluminium pad
SED1526D
0B
having gold bump
SED1526T : TCP
*
**
1
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
