EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3Q001KG-0043CDI

Description
Programmable Oscillators
CategoryPassive components   
File Size170KB,21 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8N3Q001KG-0043CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3Q001KG-0043CDI - - View Buy Now

8N3Q001KG-0043CDI Overview

Programmable Oscillators

8N3Q001KG-0043CDI Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology, Inc.)
Product CategoryProgrammable Oscillators
ProductXO
Quad-Frequency Programmable XO IDT8N3Q001 REV G
DATA SHEET
General Description
The IDT8N3Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum of high clock frequency and low phase noise
performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x
7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N3Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL M and N divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVPECL clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.244ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.265ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
V
EE
3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
CC
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N3Q001
10-lead Ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N3Q001GCD REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
Notice on the 2008 Electronic Design Competition
[i=s]This post was last edited by paulhyde on 2014-9-15 09:47[/i] [align=center][table=98%][tr][td][align=center][align=center][b][font=楷体_GB2312][size=18pt]Notice on the 2008 Electronic Design Compet...
sunshine0410 Electronics Design Contest
Urgently recruit electronic engineers, software engineers, MCU engineers
Recruiting 4 engineers and assistant engineers. No restrictions on education, age or gender. Job description: Write programs on PC to control tester to test integrated circuits and handle test excepti...
thxcai Recruitment
Strange seaweed lamp
The inspiration of this creative seaweed lamp comes from scientists' research on seaweed. They found that when seaweed performs photosynthesis, a small current is generated. So this seaweed lamp appli...
xyh_521 Creative Market
【GD32E503 Review】Chip internal interface test
The core chip of GD32E503V-EVAL development board of GigaDevice is GD32E503VET6. Before testing the GD32E503V-EVAL development board, you need to be familiar with the core chip architecture.GD32E503VE...
superstar_gu Domestic Chip Exchange
A logical relationship
MW0 is set to WORD format. If there is 1 in the 16 status bits corresponding to MW0, then q0.0 is equal to 1. I know that it can be achieved by making 16 OR relationships of the 16 status bits. But I ...
eeleader Industrial Control Electronics
TI Power
Does TI power chip DCDC have a higher PSRR?...
fjfz TI Technology Forum

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1494  2358  1601  1760  2397  31  48  33  36  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号