EEWORLDEEWORLDEEWORLD

Part Number

Search

54122-410-16-2150RLF

Description
Board Connector, 32 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size107KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

54122-410-16-2150RLF Overview

Board Connector, 32 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle

54122-410-16-2150RLF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAmphenol
Reach Compliance Codecompli
body width0.19 inch
subject depth0.846 inch
body length1.6 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationSN ON NI
Contact completed and terminatedMatte Tin (Sn) - with Nickel (Ni) barrie
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialTHERMOPLASTIC
JESD-609 codee3
Manufacturer's serial number54122
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
PCB contact row spacing2.54 mm
Plating thickness79u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal length0.12 inch
Terminal pitch2.54 mm
Termination typeSOLDER KINKED LEADS
Total number of contacts32
PDM: Rev:K
STATUS:
Released
Printed: Mar 10, 2011
.
Altera FPGA downloads JIC file successfully, but does not load, downloads sof normally
[i=s]This post was last edited by wsmysyn on 2018-7-29 10:09[/i] As the title: I was debugging FPGA recently and needed to burn the code into Flash; but the jic file was downloaded successfully but th...
wsmysyn FPGA/CPLD
I am using SPI to communicate between two LM3S9B96s, but the slave cannot receive any data.
I have attached the program for the master to send and the slave to receive. Could you please help me figure out where the problem is? Thanks in advance. SPI_rec_slave (slave receiving program)#includ...
fendou Microcontroller MCU
Hiring embedded software engineer
Headhunting position [Chengdu] Job responsibilities: 1. According to the company's business requirements, develop embedded software for R&D products and test platforms; 2. Responsible for the design, ...
ff318421749 Recruitment
Good luck on the college entrance examination! What suggestions do you have for candidates who are about to choose their majors and fill out their applications?
[font=微软雅黑][size=3]It's the annual college entrance examination time again. Are there any students who are about to take the college entrance examination? What words of encouragement do you want to sa...
eric_wang Talking
Directivity pattern of waveguide slot antenna
Does anyone know the formula for the directivity pattern of a waveguide slot antenna? Thank you in advance!...
wangxugang RF/Wirelessly
FPGA clock output problem
In the EP3Cls200 fpGA, the pllout clock output pin says Optional negative terminal for external clock outputs from PLL [1..4]. These pins can only use the differential I/O standard if it is being fed ...
bfxyxxjx FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1713  1453  1098  2043  252  35  30  23  42  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号