EEWORLDEEWORLDEEWORLD

Part Number

Search

ASM5I23S04AF-1H-08-ST

Description
PLL Based Clock Driver, 23S Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.150 INCH, ROHS COMPLIANT, SOIC-8
Categorylogic    logic   
File Size430KB,15 Pages
ManufacturerPulseCore Semiconductor Corporation
Environmental Compliance
Download Datasheet Parametric View All

ASM5I23S04AF-1H-08-ST Overview

PLL Based Clock Driver, 23S Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.150 INCH, ROHS COMPLIANT, SOIC-8

ASM5I23S04AF-1H-08-ST Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerPulseCore Semiconductor Corporation
package instruction0.150 INCH, ROHS COMPLIANT, SOIC-8
Reach Compliance Codeunknown
series23S
Input adjustmentSTANDARD
JESD-30 codeR-PDSO-G8
JESD-609 codee3/e6
length4.9 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
Number of functions1
Number of inverted outputs
Number of terminals8
Actual output times4
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.2 ns
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMATTE TIN/TIN BISMUTH
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature40
width3.91 mm
minfmax133 MHz
Base Number Matches1
November 2006
ASMP5P23S04A
3.3V ‘SpreadTrak’ Zero Delay Buffer
rev 1.4
Features
Zero input - output propagation delay, adjustable
by capacitive load on FBK input.
Multiple configurations - Refer “ASM5P23S04A
Configurations Table”.
Input frequency range: 15 MHz to 133 MHz
Multiple low-skew outputs.
Output-output skew less than 200 pS.
Device-device skew less than 500 pS.
Two banks of two outputs each.
Less than 200 pS cycle-to-cycle jitter
(-1, -1H, -2, -2H).
FBK pin, and can be obtained from one of the outputs. The
input-to-output propagation delay is guaranteed to be less
than 250 pS, and the output-to-output skew is guaranteed
to be less than 200 pS.
The ASM5P23S04A has two banks of two outputs each.
Multiple ASM5P23S04A devices can accept the same input
clock and distribute it. In this case the skew between the
outputs of the two devices is guaranteed to be less than
500 pS.
The
ASM5P23S04A
(Refer
is
available
in
two
different
Available in space saving, 8-pin 150-mil SOIC
package.
3.3V operation.
Advanced 0.35µ CMOS technology.
Industrial temperature available.
‘SpreadTrak’.
configurations
“ASM5P23S04A
Configurations
Table). The ASM5P23S04A-1 is the base part, where the
output frequencies equal the reference if there is no
counter in the feedback path. The ASM5P23S04A-1H is
the high-drive version of the -1 and the rise and fall times
on this device are much faster.
The ASM5P23S04A-2 allows the user to obtain Ref and
1/2X frequencies on each output bank. The exact
configuration and output frequencies depend on which
output drives the feedback pin.
The ASM5P23S04A-2H is a high-drive version with REF/2
on both banks.
Functional Description
ASM5P23S04A is a versatile, 3.3V zero-delay buffer
designed
to
distribute
high-speed
clocks
in
PC,
workstation, datacom, telecom and other high-performance
applications. It is available in a 8-pin package. The part has
an on-chip PLL, which locks to an input clock, presented on
the REF pin. The PLL feedback is required to be driven to
Block Diagram
FBK
CLKA1
REF
PLL
CLKA2
/2
Extra Divider (-2)
CLKB1
CLKB2
PulseCore Semiconductor Corporation
1715 S. Bascom Ave Suite 200, Campbell, CA 95008
Tel: 408-879-9077
Fax: 408-879-9018
www.pulsecoresemi.com
Notice: The information in this document is subject to change without notice.
[Embedded Driver Development] What are the things about Linux - USB development
[size=4] I am currently working on the development of DM368 USB. I am new to USB driver development and am not very familiar with it. My classmates recommended this series of books to me. Now I want t...
37°男人 Linux and Android
What is UWB and why is it in my phone?
In this article, we will explore: What is Ultra Wideband? What is it used for? How is ultra-wideband technology used in mobile phones? What this means to you. What is UWB and why should you care?Googl...
兰博 RF/Wirelessly
UCOS-II Information
The Chinese document introducing UCOS-II is quite detailed. . . I don't have core coins, so I can't get it for free....
xz16112 Real-time operating system RTOS
[Nucleo experience] + USART communication problem between ST-LINK and L053
[Nucleo Experience] +USART communication problem between ST-LINK and L053 was discovered through the reminder of netizens: ST-LINK's virtual serial port has been connected to the target M0+ USART's tr...
蓝雨夜 stm32/stm8
atmega8 programming error
The read identification word is 3E:3E:3E. The program written is displayed normally, but the program read out is allusing Zhifeng programmer, high voltage programming mode[[i] This post was last edite...
ssawee Microchip MCU
KeiluVision2 and Proteus6.9 joint debugging problem
Error:Target DLL has been cancelled.Debugger aborted! I am a beginner in microcontrollers and I really want to learn it well! I am doing the first example in the "Proteus Chinese Tutorial", which seem...
pzzh Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2558  2175  2576  1392  2715  52  44  29  55  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号