EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3Q001FG-0130CDI8

Description
Programmable Oscillators
CategoryPassive components   
File Size170KB,21 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8N3Q001FG-0130CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3Q001FG-0130CDI8 - - View Buy Now

8N3Q001FG-0130CDI8 Overview

Programmable Oscillators

8N3Q001FG-0130CDI8 Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology, Inc.)
Product CategoryProgrammable Oscillators
ProductXO
Quad-Frequency Programmable XO IDT8N3Q001 REV G
DATA SHEET
General Description
The IDT8N3Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum of high clock frequency and low phase noise
performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x
7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N3Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL M and N divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVPECL clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.244ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.265ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
V
EE
3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
CC
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N3Q001
10-lead Ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N3Q001GCD REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
Sincerely ask for advice, DeviceIoControl false death phenomenon
Xiaoke has just started working on USB (ez usb 68013) development, and encountered a problem that I can't figure out. I would like to ask for your advice: I am using the driver and firmware of the pub...
xmmant Embedded System
Overload problem
In a dynamic link library's .h file, there is a structure #if defined DLL_EXPORT #define FVFIXED_API __declspec(dllexport) #else #define FVFIXED_API __declspec(dllimport) #endif struct FVFIXED_API CFv...
sy_ocean Embedded System
Cost-effective DC motor control circuit
[i=s] This post was last edited by jameswangsynnex on 2015-3-3 20:02 [/i] Cost-effective DC motor control circuit Recently, in the process of developing new products, a cheap and high-performance DC m...
sgrnb Mobile and portable
2440 Learning (IX) Process Creation
[size=3] [/size] [size=3]References: [/size] [size=3]blog.csdn.net/zhandoushi1982/article/details/5361924[/size] [size=3]blog.csdn.net/mybelief321/article/details/9054405[/size] [size=3]blog.csdn.net/...
lonerzf Linux and Android
[Activity Post] MSP430 SD card mounted FATFS
The SD card itself has two interfaces: SDIO and SPI. The solution provided by TI is the SPI interface driver SLAA281b. But it has no file system, which is not very convenient when exchanging data with...
peter_ly Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2037  1712  2850  2311  106  42  35  58  47  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号