EEWORLDEEWORLDEEWORLD

Part Number

Search

DS1077LU-40

Description
40 MHz, OTHER CLOCK GENERATOR, PDSO8
CategoryPassive components    oscillator   
File Size274KB,20 Pages
ManufacturerDALLAS
Websitehttp://www.dalsemi.com
Download Datasheet Parametric Compare View All

DS1077LU-40 Online Shopping

Suppliers Part Number Price MOQ In stock  
DS1077LU-40 - - View Buy Now

DS1077LU-40 Overview

40 MHz, OTHER CLOCK GENERATOR, PDSO8

DS1077LU-40 Parametric

Parameter NameAttribute value
MakerDALLAS
Reach Compliance Codeunknow
DS1077L
3V EconOscillator/Divider
www.maxim-ic.com
FEATURES
§
§
§
§
§
§
§
§
§
§
§
Processor-controlled or stand-alone solid-
state oscillator
Frequency changes on the fly
Dual, low-jitter, synchronous fixed-
frequency outputs
2-wire serial interface
Frequency outputs 4.87kHz to 66.666MHz
±1.25% variation over temperature and
voltage
±0.5% initial tolerance
Nonvolatile frequency settings
Single 2.7V to 3.6V supply
No external components
Power-down mode
Synchronous output gating
PIN ASSIGNMENTS
OUT1
OUT0
V
CC
GND
1
2
3
4
8
7
6
5
SCL
SDA
CTRL1
CTRL0
150mil SO
118mil µSOP*
PIN DESCRIPTIONS
OUT1
OUT0
V
CC
GND
CTRL1
CTRL0
SDA
SCL
STANDARD FREQUENCY OPTION
Note: x denotes package option
DS1077Lx-40
40.000MHz to 4.87kHz
DS1077Lx-50
50.000MHz to 6.09kHz
DS1077Lx-60
60.000MHz to 7.32kHz
DS1077Lx-66
66.666MHz to 8.13kHz
Contact the factory for the availability of
additional frequencies.
- Main Oscillator Output
- Reference Output
- Power-Supply Voltage
- Ground
- Control Pin for OUT1
- Control Pin for OUT0
- 2-Wire Serial Data
Input/Output
- 2-Wire Serial Clock
ORDERING INFORMATION
Note: XXX denotes frequency option
DS1077LZ-XXX 8-pin 150mil SO
DS1077LU-XXX* 8-pin 118mil µSOP
DESCRIPTION
The DS1077L is a dual-output, programmable, fixed-frequency oscillator requiring no external
components for operation. The DS1077L can be used as a processor-controlled frequency synthesizer or
as a stand-alone oscillator. The two synchronous output operating frequencies are user-adjustable in
submultiples of the master frequency through the use of two on-chip programmable prescalers and
dividers. The specific output frequencies chosen are stored in nonvolatile (EEPROM) memory. The
DS1077L defaults to these values upon power-up.
The DS1077L features a 2-wire serial interface that allows in-circuit on-the-fly programming of the
programmable prescalers (P0 & P1) and divider (N) with the desired values being stored in nonvolatile
(EEPROM) memory. Design changes can be accommodated in-circuit, on-the-fly by simply programming
different values into the device (or reprogramming previously programmed devices). Alternatively, for
fixed-frequency applications previously programmed devices can be used and no connection to the serial
interface is required. Preprogrammed devices can be ordered in customer-requested frequencies.
The DS1077L is available in SO or µSOP packages, allowing the generation of a clock signal easily,
economically, and using minimal board area. Chip-scale packaging is also available on request.
*Future product. Contact factory for availability.
1 of 20
010202

DS1077LU-40 Related Products

DS1077LU-40 DS1077L DS1077LZ-40 DS1077LZ-50 DS1077LZ-66 DS1077LZ-60 DS1077LU-66 DS1077LU-60 DS1077LU-50
Description 40 MHz, OTHER CLOCK GENERATOR, PDSO8 40 MHz, OTHER CLOCK GENERATOR, PDSO8 40 MHz, OTHER CLOCK GENERATOR, PDSO8 50 MHz, OTHER CLOCK GENERATOR, PDSO8 66.66 MHz, OTHER CLOCK GENERATOR, PDSO8 60 MHz, OTHER CLOCK GENERATOR, PDSO8 40 MHz, OTHER CLOCK GENERATOR, PDSO8 40 MHz, OTHER CLOCK GENERATOR, PDSO8 40 MHz, OTHER CLOCK GENERATOR, PDSO8
Maker DALLAS - DALLAS DALLAS DALLAS DALLAS DALLAS DALLAS DALLAS
Reach Compliance Code unknow - unknow unknow unknow unknow unknow unknow unknow
Is there something wrong with EVC's CString?
The program inexplicably throws an ASSERT error in one of its member functions. The same execution path is executed a second time, and there is no problem....
chym168 Embedded System
ARM APB bus information
I won't go into detail about the importance of the bus to the CPU. To be honest, the official manual is pretty good. This document doesn't have much more content than the official protocol. It's just ...
5525 FPGA/CPLD
[Minimum system board] 50*50 size compression, please correct me
This time I can't say I just scribbled. It took me an afternoon. All the IOs were brought out, and the distance between the pins was guaranteed to be 100mil. The pins on the lower left of the picture ...
wstt Microcontroller MCU
Newbie help with J-LINK connection problem
I just bought an arm development board, chip model: STM32F103VET6, compiler: IAR, emulator: J-LINK. When I download the program, it prompts: API Error: Debugger tries to select a device after communic...
he123pping ARM Technology
What kind of subroutines can be used universally?
As a beginner, I saw some books introducing some ready-to-use subroutines that were very different from what I imagined, which made me very confused! I couldn't help but ask: Are there any universal s...
liweiliang MCU
Research on A-type digital flaw detection system based on FPGA.pdf
Research on A-type digital flaw detection system based on FPGA.pdf...
zxopenljx FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1266  1388  1214  2454  1050  26  28  25  50  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号