PL123-09HOC-R datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> PL123-09HOC-R

PL123-09HOC-R: DescriptionClock Buffer Low Skew 1:9 Zero Delay Buffer; Categorylogic logic; File Size343KB，9 Pages; ManufacturerMicrochip; Websitehttps://www.microchip.com; Environmental Compliance

Download Datasheet Parametric Compare View All

PL123-09HOC-R Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	PL123-09HOC-R	-	-	View	Buy Now

PL123-09HOC-R Overview

Clock Buffer Low Skew 1:9 Zero Delay Buffer

PL123-09HOC-R Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Microchip
package instruction	TSSOP,
Reach Compliance Code	compliant
Factory Lead Time	6 weeks
series	PL123
Input adjustment	MUX
JESD-30 code	R-PDSO-G16
JESD-609 code	e3
length	5 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER
Number of functions	1
Number of inverted outputs
Number of terminals	16
Actual output times	9
Maximum operating temperature	70 °C
Minimum operating temperature
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
propagation delay (tpd)	8.5 ns
Same Edge Skew-Max（tskwd）	0.25 ns
Maximum seat height	1.2 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
Temperature level	COMMERCIAL
Terminal surface	Matte Tin (Sn) - annealed
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
width	4.4 mm
minfmax	134 MHz

Preview

Download Datasheet

View All

PL123-05/-09

Low Skew Zero Delay Buffer

FEATURES



Frequency Range 10MHz to 134 MHz

Output Options:

5 outputs

PL123-05

9 outputs

PL123-09

Zero input - output delay

Optional Drive Strength:

Standard (8mA)

PL123-05/-09

High (12mA)

PL123-05H/-09H

3.3V, ±10% operation

Available in Commercial and Industrial temperature

ranges

Available in 16-Pin SOP or TSSOP (PL123-09),

and 8-Pin SOP (PL123-05) packages

DESCRIPTION

The PL123-05/-09 (-05H/-09H for High Drive) are high

performance, low skew, low jitter zero delay buffers

designed to distribute high speed clocks. They have

one (PL123-05) or two (PL123-09) low-skew output

banks, of 4 outputs each, that are synchronized with

the input. The PL123-09 allows control of the banks of

outputs by using the S1 and S2 inputs as shown in the

Selector Definition table on page 2.

The synchronization is established via CLKOUT feed

back to the input of the PLL. Since the skew between

the input and output is less than

100ps,

the device

acts as a zero delay buffer. The input output propaga-

tion delay can be advanced or delayed by adjusting the

load on the CLKOUT pin.

These parts are not intended for 5V input-tolerant ap-

plications.

BLOCK DIAGRAM

REF

PLL

Mux

CLKOUT

CLKA1

REF

CLKA2

CLKA1

CLKOUT

CLKA4

VDD

CLKA3

PL123-05

Bank A

CLKA2

CLKA3

CLKA4

CLKB1

GND

REF

CLKA1

CLKA2

VDD

CLKOUT

CLKA4

CLKA3

VDD

GND

CLKB4

CLKB3

PL123-09

Bank B

Selector

Inputs

(PL123-09 Only)

CLKB2

CLKB3

CLKB4

GND

CLKB1

CLKB2

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 •

www.micrel.com

Rev 4/22/13

Page 1

PL123-09HOC-R Related Products

	PL123-09HOC-R	PL123-05HSI-R
Description	Clock Buffer Low Skew 1:9 Zero Delay Buffer	Clock Buffer Low Skew 1:5 Zero Delay Buffer
Is it Rohs certified?	conform to	conform to
Maker	Microchip	Microchip
package instruction	TSSOP,	GREEN, SOP-8
Reach Compliance Code	compliant	compliant
Factory Lead Time	6 weeks	6 weeks
series	PL123	PL123
Input adjustment	MUX	MUX
JESD-30 code	R-PDSO-G16	R-PDSO-G8
JESD-609 code	e3	e3
length	5 mm	4.9 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER
Number of functions	1	1
Number of terminals	16	8
Actual output times	9	5
Maximum operating temperature	70 °C	85 °C
Output characteristics	3-STATE	3-STATE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	SOP
Package shape	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE
propagation delay (tpd)	8.5 ns	0.35 ns
Same Edge Skew-Max（tskwd）	0.25 ns	0.25 ns
Maximum seat height	1.2 mm	1.75 mm
Maximum supply voltage (Vsup)	3.6 V	3.6 V
Minimum supply voltage (Vsup)	3 V	3 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V
surface mount	YES	YES
Temperature level	COMMERCIAL	INDUSTRIAL
Terminal surface	Matte Tin (Sn) - annealed	Matte Tin (Sn) - annealed
Terminal form	GULL WING	GULL WING
Terminal pitch	0.65 mm	1.27 mm
Terminal location	DUAL	DUAL
width	4.4 mm	3.9 mm
minfmax	134 MHz	134 MHz

Recommended Resources

Digital alarm clock circuit using 3817

Bi-phase output sine wave generator circuit diagram

Check circuit for data transmission

SCR constant current and constant voltage charger

Short circuit protection function test method 2 of IGBT drive circuit

Three-phase motor self-excited braking circuit

Has anyone used mantisOS?: When I download the windows installer of mantisOS, it always says error and cancels the download after a while. After installing it in cygwin with the three packages of linux, I found that there is no...; hmxushangkun Embedded System

What are these two concepts? ? ? I saw it in the manual, but it didn't say what is the master control and what is the slave control.: What is master mode?? What is slave mode???...; 1157421908 MCU

Small circuit, small principle, small experience: [size=4]The circuit is derived from some basic circuits commonly used in daily work. The principle is a basic concept that novices or rookies are more likely to be confused about. The experience is a ...; 木犯001号 Power technology

BYD employee died suddenly in a rental house: worked night shifts for a month before death, each shift lasted 12 hours: On November 5, 36-year-old Wang Jianglong (pseudonym) was found dead in a rental house. The police issued a notice of investigation opinion, indicating that a criminal case had been ruled out. Wang Ji...; 王达业 Talking about work

Dear seniors, is there any expert who can design a single photon detector based on the gated mode?: Dear seniors, which expert has ever been involved in the design of single-photon detectors? The single-photon detector based on the gated mode requires a synchronous circuit. Which hero would be willi...; leizikobe Analog electronics

EEWORLD University ---- C2000 Digital Power Solution_2016 TI Embedded Products Seminar Record: C2000 Digital Power Solution_2016 TI Embedded Products Seminar Record : https://training.eeworld.com.cn/course/3746This course is a record of the 2016 TI embedded product offline seminar, which explai...; wanglan123 Energy Infrastructure?

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components