Clock Generator for Cavium
Processors
8430S10I-03
Data Sheet
General Description
The 8430S10I-03 is a PLL-based clock generator specifically
designed for Cavium Networks SoC processors. This high
performance device is optimized to generate the processor core
reference clock, the DDR reference clocks, the PCI/PCI-X bus
clocks, and the clocks for both the Gigabit Ethernet MAC and PHY.
The clock generator offers low-jitter, low-skew clock outputs, and
edge rates that easily meet the input requirements for the
CN30XX/CN31XX/CN38XX/CN58XX processors. The output
frequencies are generated from a 25MHz external input source or an
external 25MHz parallel resonant crystal. The extended temperature
range of the 8430S10I-03 supports telecommunication, networking,
and storage requirements.
Features
•
•
•
•
•
•
•
•
•
One selectable differential output pair for DDR 533/400/667,
LVPECL, LVDS interface levels
Nine LVCMOS/ LVTTL outputs, 23 typical output impedance
Selectable external crystal or differential input source
Crystal oscillator interface designed for 25MHz, parallel resonant
crystal
Differential input pair (PCLK, nPCLK) accepts LVPECL, LVDS,
CML, SSTL input levels
Internal resistor bias on nPCLK pin allows the user to drive PCLK
input with external single-ended (LVCMOS/ LVTTL) input levels
Power supply modes:
CORE / OUTPUT
3.3V / 3.3V LVDS, LVPECL, LVCMOS
3.3V / 2.5V LVCMOS
-40°C to 85°C ambient operating temperature
Available in lead-free (RoHS 6) package
Applications
•
•
•
•
•
•
•
•
•
Systems using Cavium Processors
CPE Gateway Design
Home Media Servers
802.11n AP or Gateway
Pin Assignment
QREF2
GND
V
DDO_REF
nLVDS_SEL
GND
QE
V
DDO_REF
nOE_E
GND
QREF0
QREF1
Soho Secure Gateway
Soho SME Gateway
Wireless Soho and SME VPN Solutions
Wired and Wireless Network Security
Web Servers and Exchange Servers
V
DD
nOE_D
GND
nPLL_ SEL
XTAL_IN
XTAL _ OUT
nXTAL _ SEL
PCLK
nPCLK
nOE_C
nOE_B
GND
48 47 46 45 44 43 42 41 40 39 38 37
1
36
2
35
3
34
4
ICS8430S10I-03
33
48-Pin TQFP,E- Pad
32
5
48
7mm
TQFP, E-Pad
1mm
31
x 7mm x
6
7mm x 7mm x 1mm package body
7
package body
30
Y Package
8
29
Y Package
Top View
9
28
Top View
10
27
26
11
12
25
13 14 15 16 17 18 19 20 21 22 23 24
SPI_SEL0
PCI_SEL1
PCI_SEL0
DDR_SEL 1
DDR_SEL0
nQA
QA
V
DD
V
DDA
nOE_A
SPI_SEL1
V
DD
V
DDO_E
V
DDO_CD
QC
QD0
QD1
CORE_SEL
GND
GND
nOE_REF
V
DDO_B
QB0
QB1
V
DDO_B
©2016 Integrated Device Technology, Inc.
1
October 5, 2016
8430S10I-03 Data Sheet
Block Diagram
Pulldown
Pulldown
Pulldown
Pullup/Pulldown
Pulldown
2
Pulldown
Pulldown
2
2
Pulldown
nLVDS_SEL
Pulldown
Pulldown
©2016 Integrated Device Technology, Inc.
2
October 5, 2016
8430S10I-03 Data Sheet
Table 1. Pin Descriptions
Number
1, 13, 23
2
3, 12, 30, 31,
39, 42, 46
4
5,
6
7
8
9
Name
V
DD
nOE_D
Power
Input
Pulldown
Type
Description
Core supply pins.
Active LOW output enable for Bank D outputs. When logic HIGH, the outputs are
high impedance (HI-Z). When logic LOW, the outputs are enabled.
LVCMOS/LVTTL interface levels.
Power supply ground.
Pulldown
PLL bypass. When LOW, PLL is enabled. When HIGH, PLL is bypassed.
LVCMOS/LVTTL interface levels.
Parallel resonant crystal interface. XTAL_OUT is the output, XTAL_IN is the input.
Pulldown
Pulldown
Pullup/
Pulldown
Pulldown
Selects XTAL input when LOW. Selects differential clock (PCLK, nPCLK) input
when HIGH. LVCMOS/LVTTL interface levels.
Non-inverting differential clock input.
Inverting differential clock input. Internal resistor bias to V
DD
/2.
Active LOW output enable for Bank C output. When logic HIGH, the output is high
impedance (HI-Z). When logic LOW, QC output is enabled. LVCMOS/LVTTL
interface levels.
Active LOW output enable for Bank B outputs. When logic HIGH, the outputs are
high impedance (HI-Z). When logic LOW, the outputs are enabled.
LVCMOS/LVTTL interface levels.
Active LOW output enable for Bank A outputs. LVCMOS/LVTTL interface levels.
Selects the SPI PLL clock reference frequency. See Table 3D.
Selects the PCI, PCI-X reference clock output frequency. See Table 3C.
LVCMOS/LVTTL interface levels.
Selects the DDR reference clock output frequency. See Table 3B.
LVCMOS/LVTTL interface levels.
Differential output pair. Selectable between LVPECL and LVDS interface levels.
Analog supply pin.
Bank B output supply pins. 3.3 V or 2.5V supply.
Single-ended Bank B outputs. LVCMOS/LVTTL interface levels.
Pulldown
Active LOW output enabled. When logic HIGH, the QREF[2:0] outputs are high
impedance (HI-Z). When logic LOW, the QREF[2:0] outputs are enabled.
LVCMOS/ LVTTL interface levels.
Selects the processor core clock output frequency. The output frequency is 50MHz
when LOW, and 33.333MHz when HIGH. See Table 3A. LVCMOS/LVTTL
interface levels.
Single-end Bank D outputs. LVCMOS/LVTTL interface levels.
Single-end Bank C output. LVCMOS/LVTTL interface levels.
Bank C and Bank D output supply pin. 3.3 V or 2.5V supply.
GND
nPLL_SEL
XTAL_IN,
XTAL_OUT
nXTAL_SEL
PCLK
nPCLK
Power
Input
Input
Input
Input
Input
10
nOE_C
Input
11
14
15,
16
17,
18
19,
20
21, 22
24
25, 28
26, 27
29
nOE_B
nOE_A
SPI_SEL1,
SPI_SEL0
PCI_SEL1,
PCI_SEL0
DDR_SEL1,
DDR_SEL0
nQA, QA
V
DDA
V
DDO_B
QB1, QB0
nOE_REF
Input
Input
Input
Input
Input
Output
Power
Power
Output
Input
Pulldown
Pulldown
Pulldown
Pulldown
Pulldown
32
33, 34
35
36
CORE_SEL
QD1, QD0
QC
V
DDO_CD
Input
Output
Output
Power
Pulldown
Pin descriptions continue on the next page.
©2016 Integrated Device Technology, Inc.
3
October 5, 2016
8430S10I-03 Data Sheet
Number
37
38
40
41, 48
43,
44,
45
47
Name
V
DDO_E
QE
nLVDS_SEL
V
DDO_REF
QREF2,
QREF1,
QREF0
nOE_E
Power
Output
Input
Power
Output
Type
Description
Bank E output supply pin. 3.3 V or 2.5V supply.
Single-end Bank E output. LVCMOS/LVTTL interface levels.
Pulldown
Selects between LVDS and LVPECL interface levels on differential output pair QA
and nQA. When LOW, LVDS levels are selected. When HIGH, LVPECL levels are
selected. See Table 3E.
Bank QREF output supply pins. 3.3 V or 2.5V supply.
Single-ended reference clock outputs. LVCMOS/LVTTL interface levels.
Active LOW output enable for Bank E output. When logic HIGH, the output is high
impedance (HI-Z). When logic LOW, the output is enabled. LVCMOS/LVTTL
interface levels.
Input
Pulldown
NOTE:
Pullup and Pulldown
refer to internal input resistors. See Table 2,
Pin Characteristics,
for typical values.
Table 2. Pin Characteristics
Symbol
C
IN
C
PD
R
PULLUP
R
PULLDOWN
Parameter
Input Capacitance
Power Dissipation Capacitance
(per output)
Input Pullup Resistor
Input Pulldown Resistor
QB[0:1], QC,
QD[0:1], QE
QREF[0:2]
QB[0:1], QC,
QD[0:1], QE
QREF[0:2]
V
DDO_X
= 3.465V
V
DD,
V
DDO_X
= 3.465V
V
DD
= 3.465V, V
DDO_X
= 2.625V
Test Conditions
Minimum
Typical
2
10
10
51
51
23
Maximum
Units
pF
pF
pF
k
k
R
OUT
Output Impedance
V
DDO_X
= 2.625V
26
NOTE: V
DDO_X
denotes V
DDO_B
, V
DDO_CD
, V
DDO_E
and V
DDO_REF.
©2016 Integrated Device Technology, Inc.
4
October 5, 2016
8430S10I-03 Data Sheet
Function Tables
Table 3A. Control Input Function Table
Input
CORE_SEL
0
1
Output Frequency
QB[0:1]
50MHz (default)
33.333MHz
Table 3B. Control Input Function Table
Inputs
DDR_SEL1
0
0
1
1
DDR_SEL0
0
1
0
1
Output Frequency
QA, nQA
133.333MHz (default)
100.000MHz
83.333MHz
125.000MHz
Table 3C. Control Input Function Table
Inputs
PCI_SEL1
0
0
1
1
PCI_SEL0
0
1
0
1
Output Frequency
QC
133.333MHz (default)
100.000MHz
66.6667MHz
33.333MHz
Table 3D. Control Input Function Table
Inputs
SPI_SEL1
0
0
1
SPI_SEL0
0
1
0
Output Frequency
QD[0:1]
100.000MHz (default)
125.000MHz
80.000MHz
Table 3E. Control Input Function Table
Input
nLVDS_SEL
0
1
Output Levels
QA, nQA
LVDS (default)
LVPECL
©2016 Integrated Device Technology, Inc.
5
October 5, 2016
京公网安备 11010802033920号
EEWORLD
