EEWORLDEEWORLDEEWORLD

Part Number

Search

08055A392FAT2A

Description
Multilayer Ceramic Capacitors MLCC - SMD/SMT 50V 3900pF C0G 0805 1% Tol
CategoryPassive components   
File Size166KB,4 Pages
ManufacturerAVX
Download Datasheet Parametric View All

08055A392FAT2A Online Shopping

Suppliers Part Number Price MOQ In stock  
08055A392FAT2A - - View Buy Now

08055A392FAT2A Overview

Multilayer Ceramic Capacitors MLCC - SMD/SMT 50V 3900pF C0G 0805 1% Tol

08055A392FAT2A Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerAVX
Product CategoryMultilayer Ceramic Capacitors MLCC - SMD/SMT
RoHSDetails
Capacitance3900 pF
Voltage Rating DC50 VDC
DielectricC0G (NP0)
Tolerance1 %
Case Code - in0805
Case Code - mm2012
Height0.5 mm
Minimum Operating Temperature- 55 C
Maximum Operating Temperature+ 125 C
Termination-
ProductGeneral Type MLCCs
PackagingCut Tape
PackagingMouseReel
PackagingReel
Length2.01 mm
Package / Case0805 (2012 metric)
Termination StyleSMD/SMT
TypeC0G (NP0) Dielectric
Width1.25 mm
Capacitance - nF3.9 nF
Capacitance - uF0.0039 uF
ClassClass 1
NumOfPackaging3
Factory Pack Quantity3000
Unit Weight0.000194 oz
C0G (NP0) Dielectric
General Specifications
C0G (NP0) is the most popular formulation of the
“temperature-compensating,” EIA Class I ceramic
materials. Modern C0G (NP0) formulations contain
neodymium, samarium and other rare earth oxides.
C0G (NP0) ceramics offer one of the most stable capacitor
dielectrics available. Capacitance change with temperature
is 0 ±30ppm/°C which is less than ±0.3% C from -55°C
to +125°C. Capacitance drift or hysteresis for C0G (NP0)
ceramics is negligible at less than ±0.05% versus up to
±2% for films. Typical capacitance change with life is less
than ±0.1% for C0G (NP0), one-fifth that shown by most
other dielectrics. C0G (NP0) formulations show no aging
characteristics.
PART NUMBER (see page 2 for complete part number explanation)
0805
Size
(L" x W")
5
Voltage
6.3V = 6
10V = Z
16V = Y
25V = 3
50V = 5
100V = 1
200V = 2
500V = 7
A
Dielectric
C0G (NP0) = A
101
Capacitance
Code (In pF)
2 Sig. Digits +
Number of
Zeros
J
Capacitance
Tolerance
±.10 pF (<10pF)
±.25 pF (<10pF)
±.50 pF (<10pF)
±1% (≥ 10 pF)
±2% (≥ 10 pF)
±5%
±10%
A
Failure
Rate
A = Not
Applicable
T
Terminations
T = Plated Ni
and Sn
Contact
Factory For
1 = Pd/Ag Term
7 = Gold Plated
NOT RoHS
COMPLIANT
2
Packaging
2 = 7" Reel
4 = 13" Reel
U = 4mm TR
(01005)
A
Special
Code
A = Std.
Product
B
C
D
F
G
J
K
=
=
=
=
=
=
=
Contact Factory
For Multiples
NOTE: Contact factory for availability of Termination and Tolerance Options for Specific Part Numbers.
Contact factory for non-specified capacitance values.
Insulation Resistance (Ohm-Farads)
Temperature Coefficient
Typical Capacitance Change
Envelope: 0
±
30 ppm/°C
Capacitance vs. Frequency
+2
Insulation Resistance vs Temperature
10,000
Capacitance
Capacitance
+1
0
-1
-2
1,000
+0.5
0
-0.5
100
%
%
-55 -35 -15 +5 +25 +45 +65 +85 +105 +125
1KHz
10 KHz
100 KHz
1 MHz
10 MHz
0
0
20
40
60
80
100
Temperature
°C
Variation of Impedance with Cap Value
Impedance vs. Frequency
0805 - C0G (NP0)
10 pF vs. 100 pF vs. 1000 pF
100,000
Frequency
Variation of Impedance with Chip Size
Impedance vs. Frequency
1000 pF - C0G (NP0)
10
1206
0805
1812
1210
1.0
Temperature
°C
Variation of Impedance with Ceramic Formu
Impedance vs. Frequency
1000 pF - C0G (NP0) vs X7R
0805
10.00
X7R
NPO
10,000
100
10.0
10 pF
Impedance,
1000
Impedance,
1,000
Impedance,
1.00
0.10
1.0
0.1
1
10
100
100 pF
1000 pF
1000
0.1
10
100
Frequency, MHz
0.01
10
100
1000
Frequency, MHz
Frequency, MHz
4
041816
Has anyone compiled it using the makefile of cmd under Windows?
[p=28, null, left][font=Tahoma, Helvetica, SimSun, sans-serif]The first one is that the system cannot find the specified path. I don’t know why. [/font][/p][p=28, null, left][font=Tahoma, Helvetica, S...
yanandren Linux and Android
Please help me analyze this circuit!
Could you please help me analyze the relationship between the input current and the load current when R1/R2=R3/R4? I have done simulations and found that the load current is (R3/RS) times the input cu...
碧水2012 Analog electronics
FPGA DE1 idle gives
[url=http://2.taobao.com/item.htm?id=42143334617&spm=686.1000925.0.0.ZIKv4d&mt]http://2.taobao.com/item.htm?id=42143334617&spm=686.1000925.0.0.ZIKv4d&mt[/url]=Provide information, 600 downwind to pay!...
jsxykj1 Buy&Sell
Common problems in debugging the TMS320C3x series?
Common problems in debugging the TMS320C3x series? 1) TMS320C32 memory configuration: The program memory of TMS320C32 can be configured as 16-bit or 32-bit; the data memory can be configured as 8-bit,...
fish001 DSP and ARM Processors
I would like to ask if any of my engineer friends have ever been awarded the senior surveying qualification?
I would like to ask if any engineer friends have been awarded the senior surveying title? No region limit, as long as you have been awarded the senior surveying title, you can do it. No need to work i...
1852047961 Test/Measurement
uatr's confusion
1. Is the external connection of 51 single chip microcomputer-UATR divided into 232 or 485? Is there any difference in wiring? Isn't it 2.3.5 in DB9? 2. Is the format of sending "start bit--data--crc-...
fengyun11747 Microchip MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1488  1355  1526  774  1972  30  28  31  16  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号