Device Features
!
Fully Qualified Bluetooth system
!
Bluetooth v1.2 Specification Compliant
!
Kalimba DSP Open Platform Co-Processor
!
Full Speed Bluetooth Operation with Full
Piconet Support
_äìÉ`çêÉ»PJjìäíáãÉÇá~=
bñíÉêå~ä
Single Chip Bluetooth® v1.2 System
Production Information Data Sheet For
BC352239A
November 2004
!
Scatternet Support
!
Low Power 1.8V Operation
!
7 x 7mm 120-ball VFBGA Package
!
Minimum External Components
!
Integrated 1.8V regulator
!
Dual UART Ports
!
16-bit Stereo Audio CODEC
!
I
2
S and SPDIF Interfaces
!
RoHS Compliant
General Description
BlueCore3-Multimedia External is a single chip
radio and baseband IC for Bluetooth 2.4GHz
systems.
BC352239A interfaces to 8Mbit of external Flash
memory. When used with the CSR Bluetooth
software stack, it provides a fully compliant
Bluetooth system to v1.2 of the specification for
data and voice communications.
Applications
!
!
!
!
!
!
Stereo Headphones
Automotive Hands-Free Kits
Echo Cancellation
High Performance Telephony Headsets
Enhanced Audio Applications
A/V Profile Support
RAM
External Memory
FLASH
BlueCore3-Multimedia External contains the Kalimba
DSP, an open platform digital signal processor (DSP) co-
processor supporting enhanced audio applications.
BlueCore3-Multimedia External has been designed to
reduce the number of external components required,
ensuring that production costs are minimised.
The device incorporates auto-calibration and built-in
self-test (BIST) routines to simplify development, type
approval and production test. All hardware and device
firmware is fully compliant with the Bluetooth v1.2
Specification.
SPI
Baseband
DSP
UART/USB
RF IN
RF OUT
MCU
2.4
GHz
Radio
I/O
PIO
Audio In/Out
Kalimba DSP
PCM / I
2
S / SPDIF
XTAL
BlueCore3-Multimedia External System
Architecture
BC352239A-ds-001Pc
© Cambridge Silicon Radio Limited 2004
Production Information
Page 1 of 116
Contents
Contents
Status Information ................................................................................................................................................ 7
Advance Information ............................................................................................................................................ 7
Pre-Production Information.................................................................................................................................. 7
Production Information ........................................................................................................................................ 7
Life Support Policy and Use in Safety-Critical Applications ............................................................................. 7
RoHS Compliance ................................................................................................................................................. 7
Trademarks, Patents and Licenses ..................................................................................................................... 7
1
2
Key Features .................................................................................................................................................. 8
7 x 7 VFBGA Package Information ............................................................................................................... 9
2.1
2.2
3
4
BlueCore3-Multimedia External Pinout Diagram................................................................................ 9
Device Terminal Functions .............................................................................................................. 10
_äìÉ`çêÉ»PJjìäíáãÉÇá~=bñíÉêå~ä
Product Data Sheet
Electrical Characteristics ............................................................................................................................ 15
Radio Characteristics .................................................................................................................................. 22
4.1
Temperature +20°C ......................................................................................................................... 22
4.1.1 Transmitter ................................................................................................................................. 22
4.1.2 Receiver ..................................................................................................................................... 23
Temperature -40°C .......................................................................................................................... 24
4.2.1 Transmitter ................................................................................................................................. 24
4.2.2 Receiver ..................................................................................................................................... 24
Temperature -25°C .......................................................................................................................... 25
4.3.1 Transmitter ................................................................................................................................. 25
4.3.2 Receiver ..................................................................................................................................... 25
Temperature +85°C ......................................................................................................................... 26
4.4.1 Transmitter ................................................................................................................................. 26
4.4.2 Receiver ..................................................................................................................................... 26
Temperature +105°C ....................................................................................................................... 27
4.5.1 Transmitter ................................................................................................................................. 27
4.5.2 Receiver ..................................................................................................................................... 27
Power Consumption ........................................................................................................................ 28
4.2
4.3
4.4
4.5
4.6
5
6
Device Diagram ............................................................................................................................................ 29
Description of Functional Blocks ............................................................................................................... 30
6.1
RF Receiver..................................................................................................................................... 30
6.1.1 Low Noise Amplifier ................................................................................................................... 30
6.1.2 Analogue to Digital Converter .................................................................................................... 30
RF Transmitter................................................................................................................................. 30
6.2.1 IQ Modulator .............................................................................................................................. 30
6.2.2 Power Amplifier .......................................................................................................................... 30
6.2.3 Auxiliary DAC ............................................................................................................................. 30
RF Synthesiser ................................................................................................................................ 30
Clock Input and Generation ............................................................................................................. 30
Baseband and Logic ........................................................................................................................ 31
6.5.1 Memory Management Unit ......................................................................................................... 31
6.5.2 Burst Mode Controller ................................................................................................................ 31
6.5.3 Physical Layer Hardware Engine DSP....................................................................................... 31
6.5.4 RAM ........................................................................................................................................... 31
6.5.5 Kalimba DSP RAM..................................................................................................................... 31
6.5.6 External Memory Driver ............................................................................................................. 32
6.5.7 USB............................................................................................................................................ 32
6.5.8 Synchronous Serial Interface ..................................................................................................... 32
6.5.9 UART ......................................................................................................................................... 32
Microcontroller ................................................................................................................................. 32
6.6.1 Programmable I/O...................................................................................................................... 32
© Cambridge Silicon Radio Limited 2004
Production Information
Page 2 of 116
6.2
6.3
6.4
6.5
6.6
BC352239A-ds-001Pc
Contents
6.7
6.8
Kalimba DSP ................................................................................................................................... 33
7
Audio Interface................................................................................................................................. 34
6.8.1 Audio Input and Output .............................................................................................................. 34
6.8.2 Digital Audio Interface ................................................................................................................ 34
CSR Bluetooth Software Stacks ................................................................................................................. 35
7.1
BlueCore HCI Stack ........................................................................................................................ 35
7.1.1 Key Features of the HCI Stack - Standard Bluetooth Functionality ............................................ 36
7.1.2 Key Features of the HCI Stack - Extra Functionality .................................................................. 37
Stand-Alone BlueCore3-Multimedia External and Kalimba DSP Applications ................................. 38
Host-Side Software.......................................................................................................................... 39
Device Firmware Upgrade ............................................................................................................... 39
BCHS Software................................................................................................................................ 39
Additional Software for Other Embedded Applications .................................................................... 39
CSR Development Systems ............................................................................................................ 39
RF Ports .......................................................................................................................................... 40
8.1.1 TX_A and TX_B ......................................................................................................................... 40
8.1.2 Transmit Port Impedances for 7 x 7 VFBGA Package (2.4-2.5GHz vs. Temperature)............... 41
8.1.3 Receive Port Impedances for 7 x 7 VFBGA Package (2.4-2.5GHz vs. Temperature)................ 44
8.1.4 Transmit S Parameters .............................................................................................................. 45
8.1.5 Balanced Receive S Parameters ............................................................................................... 46
8.1.6 Single-Ended Input (RF_IN) ....................................................................................................... 47
8.1.7 Transmit RF Power Control for Class 1 Applications (TX_PWR) ............................................... 47
8.1.8 Control of External RF Components .......................................................................................... 48
External Reference Clock Input (XTAL_IN) ..................................................................................... 49
8.2.1 External Mode ............................................................................................................................ 49
8.2.2 XTAL_IN Impedance in External Mode ...................................................................................... 49
8.2.3 Clock Timing Accuracy............................................................................................................... 49
8.2.4 Clock Start-Up Delay.................................................................................................................. 50
8.2.5 Input Frequencies and PS Key Settings..................................................................................... 51
Crystal Oscillator (XTAL_IN, XTAL_OUT) ....................................................................................... 52
8.3.1 XTAL Mode ................................................................................................................................ 52
8.3.2 Load Capacitance ...................................................................................................................... 53
8.3.3 Frequency Trim .......................................................................................................................... 53
8.3.4 Transconductance Driver Model ................................................................................................ 54
8.3.5 Negative Resistance Model ....................................................................................................... 54
8.3.6 Crystal PS Key Settings ............................................................................................................. 54
8.3.7 Crystal Oscillator Characteristics ............................................................................................... 55
Off-Chip Program Memory............................................................................................................... 58
8.4.1 Minimum Flash Specification ..................................................................................................... 59
8.4.2 Common Flash Interface............................................................................................................ 60
8.4.3 Memory Timing .......................................................................................................................... 61
UART Interface ................................................................................................................................ 63
8.5.1 UART Bypass............................................................................................................................. 65
8.5.2 UART Configuration While RESET is Active.............................................................................. 65
8.5.3 UART Bypass Mode................................................................................................................... 65
8.5.4 Current Consumption in UART Bypass Mode ............................................................................ 65
USB Interface .................................................................................................................................. 66
8.6.1 USB Data Connections .............................................................................................................. 66
8.6.2 USB Pull-Up Resistor................................................................................................................. 66
8.6.3 Power Supply ............................................................................................................................. 66
8.6.4 Self-Powered Mode.................................................................................................................... 67
8.6.5 Bus-Powered Mode.................................................................................................................... 68
8.6.6 Suspend Current ........................................................................................................................ 69
8.6.7 Detach and Wake_Up Signalling................................................................................................ 69
8.6.8 USB Driver ................................................................................................................................. 69
8.6.9 USB 1.1 Compliance.................................................................................................................. 70
8.6.10 USB 2.0 Compatibility ................................................................................................................ 70
Serial Peripheral Interface ............................................................................................................... 70
© Cambridge Silicon Radio Limited 2004
Production Information
_äìÉ`çêÉ»PJjìäíáãÉÇá~=bñíÉêå~ä
Product Data Sheet
7.2
7.3
7.4
7.5
7.6
7.7
8
8.1
Device Terminal Descriptions..................................................................................................................... 40
8.2
8.3
8.4
8.5
8.6
8.7
BC352239A-ds-001Pc
Page 3 of 116
Contents
8.7.1 Instruction Cycle......................................................................................................................... 70
8.7.2 Writing to BlueCore3-Multimedia External ................................................................................. 71
8.7.3 Reading from BlueCore 3-Multimedia External .......................................................................... 71
8.7.4 Multi Slave Operation................................................................................................................. 71
8.8
Stereo Audio Interface ..................................................................................................................... 72
8.8.1 Stereo CODEC Setup ................................................................................................................ 73
8.8.2 ADC ........................................................................................................................................... 73
8.8.3 ADC Sample Rate Selection and Warping................................................................................. 73
8.8.4 ADC Gain ................................................................................................................................... 73
8.8.5 DAC ........................................................................................................................................... 75
8.8.6 DAC Sample Rate Selection and Warping................................................................................. 75
8.8.7 DAC Gain ................................................................................................................................... 75
8.8.8 Mono Operation ......................................................................................................................... 76
8.8.9 PCM CODEC Interface .............................................................................................................. 77
8.8.10 PCM Interface Master/Slave ...................................................................................................... 78
8.8.11 Long Frame Sync....................................................................................................................... 79
8.8.12 Short Frame Sync ...................................................................................................................... 79
8.8.13 Multi Slot Operation.................................................................................................................... 80
8.8.14 GCI Interface.............................................................................................................................. 80
8.8.15 Slots and Sample Formats ......................................................................................................... 81
8.8.16 Additional Features .................................................................................................................... 81
8.8.17 PCM Timing Information ............................................................................................................ 82
8.8.18 PCM Slave Timing ..................................................................................................................... 84
8.8.19 PCM_CLK and PCM_SYNC Generation.................................................................................... 86
8.8.20 PCM Configuration..................................................................................................................... 87
8.8.21 Digital Audio Bus........................................................................................................................ 89
8.8.22 IEC 60958 Interface ................................................................................................................... 92
8.8.23 Audio Input Stage....................................................................................................................... 93
8.8.24 Microphone Input ....................................................................................................................... 94
8.8.25 Line Input ................................................................................................................................... 94
8.8.26 Output Stage .............................................................................................................................. 95
8.9
I/O Parallel Ports.............................................................................................................................. 95
8.9.1 PIO Defaults for BTv1.2 HCI Level Bluetooth Stack................................................................... 96
8.10
I
2
C Interface..................................................................................................................................... 96
8.11
8.12
TCXO Enable OR Function ............................................................................................................. 97
RESET and RESETB ...................................................................................................................... 97
8.12.1 Pin States on Reset ................................................................................................................... 98
8.12.2 Status after Reset ...................................................................................................................... 98
8.13
Power Supply................................................................................................................................... 99
8.13.1 Voltage Regulator ...................................................................................................................... 99
8.13.2 Sequencing ................................................................................................................................ 99
8.13.3 Sensitivity to Disturbances ......................................................................................................... 99
Typical Audio CODEC Performance......................................................................................................... 100
9.1
Output............................................................................................................................................ 100
_äìÉ`çêÉ»PJjìäíáãÉÇá~=bñíÉêå~ä
Product Data Sheet
9
10 Application Schematic............................................................................................................................... 108
11 Package Dimensions ................................................................................................................................. 109
11.1
12.1
13.1
7 x 7 VFBGA 120-Ball Package .................................................................................................... 109
Solder Re-flow Profile for Devices with Lead-Free Solder Balls .................................................... 110
BlueCore3-Multimedia External ..................................................................................................... 111
12 Solder Profiles............................................................................................................................................ 110
13 Ordering Information ................................................................................................................................. 111
14 Contact Information ................................................................................................................................... 112
15 Document References ............................................................................................................................... 113
Acronyms and Definitions................................................................................................................................ 114
Record of Changes ........................................................................................................................................... 116
BC352239A-ds-001Pc
© Cambridge Silicon Radio Limited 2004
Production Information
Page 4 of 116
Contents
List of Figures
Figure 2.1: BlueCore3-Multimedia External Device Pinout ..................................................................................... 9
Figure 5.1: BlueCore3-Multimedia External Device Diagram ................................................................................ 29
Figure 6.1: Kalimba DSP Interface to Internal Functions ...................................................................................... 33
Figure 6.2: Audio Interface .................................................................................................................................... 34
Figure 7.1: BlueCore HCI Stack ............................................................................................................................ 35
Figure 7.2: Kalimba DSP Stack............................................................................................................................. 38
Figure 8.1: Circuit TX/RX_A and TX/RX_B ........................................................................................................... 40
Figure 8.2: TX_A Output at Power Setting 35 ....................................................................................................... 41
Figure 8.3: TX_A Output at Power Setting 50 ....................................................................................................... 41
Figure 8.4: TX_A Output at Power Setting 63 ....................................................................................................... 42
Figure 8.5: TX_B Output at Power Setting 35 ....................................................................................................... 42
Figure 8.6: TX_B Output at Power Setting 50 ....................................................................................................... 43
Figure 8.7: TX_B Output at Power Setting 63 ....................................................................................................... 43
Figure 8.8: RX_A Balanced Receive Input Impedance ......................................................................................... 44
Figure 8.9: RX_B Balanced Receive Input Impedance ......................................................................................... 44
Figure 8.10: First Stage of ADC Analogue Amplifier Block Diagram ..................................................................... 74
Figure 8.11: BlueCore3-Multimedia External as PCM Interface Master ................................................................ 78
Figure 8.12: BlueCore3-Multimedia External as PCM Interface Slave .................................................................. 78
Figure 8.13: Long Frame Sync (Shown with 8-bit Companded Sample)............................................................... 79
Figure 8.14: Short Frame Sync (Shown with 16-bit Sample) ................................................................................ 79
Figure 8.15: Multi Slot Operation with Two Slots and 8-bit Companded Samples ................................................ 80
Figure 8.16: GCI Interface..................................................................................................................................... 80
Figure 8.17: 16-Bit Slot Length and Sample Formats ........................................................................................... 81
Figure 8.18: PCM Master Timing Long Frame Sync ............................................................................................. 83
Figure 8.19: PCM Master Timing Short Frame Sync............................................................................................. 83
Figure 8.20: PCM Slave Timing Long Frame Sync ............................................................................................... 85
Figure 8.21: PCM Slave Timing Short Frame Sync .............................................................................................. 85
Figure 8.22: Digital Audio Interface Modes ........................................................................................................... 89
Figure 8.23: Digital Audio Interface Slave Timing ................................................................................................. 90
Figure 8.24: Digital Audio Interface Master Timing ............................................................................................... 91
Figure 8.25: Example Circuit for SPDIF Interface with Coaxial Output ................................................................. 92
Figure 8.26: Example Circuit for SPDIF Interface with Coaxial Input .................................................................... 92
Figure 8.27: Example Circuit for SPDIF Interface with Optical Output .................................................................. 93
Figure 8.28: Example Circuit for SPDIF Interface with Optical Input ..................................................................... 93
Figure 8.29: Microphone Biasing (Left Channel Shown) ....................................................................................... 94
Figure 8.30: Differential Input (Left Channel Shown) ............................................................................................ 94
Figure 8.31: Single Ended Input (Left Channel Shown) ........................................................................................ 94
Figure 8.32: Speaker Output (Left Channel Shown) ............................................................................................. 95
Figure 8.33: Example EEPROM Connection ........................................................................................................ 96
Figure 8.34: Example TXCO Enable OR Function ................................................................................................ 97
Figure 10.10.1: Relative Level of 2
nd
Harmonic to Fundamental, P
L
= 600Ω....................................................... 100
Figure 10.10.2: Relative Level of 3rd Harmonic to Fundamental, P
L
= 600Ω ...................................................... 101
Figure 10.10.3: Relative Level of 2
nd
Harmonic to Fundamental, P
L
= 32Ω......................................................... 102
Figure 10.10.4: Relative Level of 3
rd
Harmonic to Fundamental, P
L
= 32Ω ......................................................... 103
Figure 10.10.5: Relative Level of 2
nd
Harmonic to Fundamental, P
L
= 22Ω......................................................... 104
_äìÉ`çêÉ»PJjìäíáãÉÇá~=bñíÉêå~ä
Product Data Sheet
BC352239A-ds-001Pc
© Cambridge Silicon Radio Limited 2004
Production Information
Page 5 of 116
京公网安备 11010802033920号
EEWORLD
