EEWORLDEEWORLDEEWORLD

Part Number

Search

5P49V5901B762NLGI

Description
Clock Generators & Support Products VersaClock 5 LP Program CLK
Categorysemiconductor    Analog mixed-signal IC   
File Size437KB,37 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

5P49V5901B762NLGI Online Shopping

Suppliers Part Number Price MOQ In stock  
5P49V5901B762NLGI - - View Buy Now

5P49V5901B762NLGI Overview

Clock Generators & Support Products VersaClock 5 LP Program CLK

5P49V5901B762NLGI Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology, Inc.)
Product CategoryClock Generators & Support Products
RoHSDetails
PackagingTray
NumOfPackaging1
Factory Pack Quantity490
Programmable Clock Generator
5P49V5901
DATASHEET
Description
The 5P49V5901 is a programmable clock generator intended
for high performance consumer, networking, industrial,
computing, and data-communications applications.
Configurations may be stored in on-chip One-Time
Programmable (OTP) memory or changed using I
2
C
interface. This is IDTs fifth generation of programmable clock
technology (VersaClock
®
5).
The frequencies are generated from a single reference clock.
The reference clock can come from one of the two redundant
clock inputs. A glitchless manual switchover function allows
one of the redundant clocks to be selected during normal
operation.
Two select pins allow up to 4 different configurations to be
programmed and accessible using processor GPIOs or
bootstrapping. The different selections may be used for
different operating modes (full function, partial function, partial
power-down), regional standards (US, Japan, Europe) or
system production margin testing.
The device may be configured to use one of two I
2
C
addresses to allow multiple devices to be used in a system.
Features
Generates up to four independent output frequencies
High performance, low phase noise PLL, <0.7 ps RMS
typical phase jitter on outputs:
– PCIe Gen1, 2, 3 compliant clock capability
– USB 3.0 compliant clock capability
– 1 GbE and 10 GbE
Four fractional output dividers (FODs)
Independent Spread Spectrum capability on each output
pair
Four banks of internal non-volatile in-system
programmable or factory programmable OTP memory
I
2
C serial programming interface
One reference LVCMOS output clock
Four universal output pairs:
– Each configurable as one differential output pair or two
LVCMOS outputs
I/O Standards:
– Single-ended I/Os: 1.8V to 3.3V LVCMOS
– Differential I/Os - LVPECL, LVDS and HCSL
Pin Assignment
OUT0_SEL_I2CB
Input frequency ranges:
– LVCMOS Reference Clock Input (XIN/REF) – 1MHz to
200MHz
– LVDS, LVPECL, HCSL Differential Clock Input (CLKIN,
CLKINB) – 1MHz to 350MHz
– Crystal frequency range: 8MHz to 40MHz
OUT1B
V
DDO
0
V
DDO
1
OUT1
V
DDD
Output frequency ranges:
V
DDO
2
OUT2
OUT2B
V
DDO
3
OUT3
OUT3B
CLKIN
CLKINB
XOUT
XIN/REF
V
DDA
CLKSEL
24 23 22 21 20 19
1
18
2
3
4
5
6
7
8
9
17
– LVCMOS Clock Outputs – 1MHz to 200MHz
– LVDS, LVPECL, HCSL Differential Clock Outputs –
1MHz to 350MHz
EPAD
16
15
14
Individually selectable output voltage (1.8V, 2.5V, 3.3V) for
each output pair
13
10 11 12
24-pin VFQFPN
1
Redundant clock inputs with manual switchover
Programmable loop bandwidth
Programmable output to output skew
Programmable slew rate control
Programmable crystal load capacitance
Individual output enable/disable
Power-down mode
1.8V, 2.5V or 3.3V core V
DDD
, V
DDA
Available in 24-pin VFQFPN 4mm x 4mm package
-40° to +85°C industrial temperature operation
©2017 Integrated Device Technology, Inc.
SEL1/SDA
SEL0/SCL
SD/OE
V
DDO
4
OUT4
5P49V5901 MARCH 3, 2017
OUT4B
tlc5615 program
[i=s] This post was last edited by paulhyde on 2014-9-15 09:07 [/i] Debugged tlc5615 program, 10-bit serial DA~~ [[i] This post was last edited by open82977352 on 2011-7-26 09:27 [/i]]...
xianghong123 Electronics Design Contest
About JLink automatic firmware update problem
I got a JLink today, the model parameters are as shown below.However, there was a problem. After connecting to JLink, it always prompted that the version was too low and needed to be upgraded. As soon...
PowerWorld ARM Technology
On the feasibility of the traditional brake transformation of stepper motor
[i=s]This post was last edited by Fengmangbulou on 2019-6-20 17:46[/i]Ordinary stepper motors will not self-lock when the power is off, but will self-lock when the power is on. To achieve self-locking...
锋芒不漏 Motor Drive Control(Motor Control)
Digital tube display
Is it complicated to make such a thing? http://www.51c51.com/bbs/uploadfile/2007-8/200783010452232507.jpg The target is set with a button or remote control, the actual and defective are increased by b...
loveitboy Embedded System
AD627 amplification signal problem
rt:I use AD627 to amplify AC signals, single power supply (+2.3V), a 0.1uF capacitor for the power supply, AC signal is supplied by a signal generator (5=20mV), I connect the AC signal directly to the...
f585885 Analog electronics
The world's most complete motor is just the answer
[i=s]This post was last edited by Zhang Baofeng on 2016-11-23 13:11[/i] [color=rgb(62, 62, 62)][align=left] [b]What is an electric motor? [/b][/align][align=left]Answer: An electric motor is a compone...
张保峰 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1293  2286  1139  555  2388  27  47  23  12  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号