EEWORLDEEWORLDEEWORLD

Part Number

Search

72251L10J

Description
FIFO 8K X 9 SYNCFIFO
Categorystorage   
File Size109KB,14 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

72251L10J Online Shopping

Suppliers Part Number Price MOQ In stock  
72251L10J - - View Buy Now

72251L10J Overview

FIFO 8K X 9 SYNCFIFO

72251L10J Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology, Inc.)
Product CategoryFIFO
RoHSN
Supply Voltage - Max5.5 V
Supply Voltage - Min4.5 V
Package / CasePLCC-32
PackagingTube
Height2.79 mm
Length13.97 mm
Width11.43 mm
Moisture SensitiveYes
Factory Pack Quantity32
LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018
CMOS SyncFIFO
64 x 9, 256 x 9, 512 x 9,
1,024 x 9, 2,048 x 9,
4,096 x 9 and 8,192 x 9
IDT72421, IDT72201
IDT72211, IDT72221
IDT72231, IDT72241
IDT72251
FEATURES:
64 x 9-bit organization (IDT72421)
256 x 9-bit organization (IDT72201)
512 x 9-bit organization (IDT72211)
1,024 x 9-bit organization (IDT72221)
2,048 x 9-bit organization (IDT72231)
4,096 x 9-bit organization (IDT72241)
8,192 x 9-bit organization (IDT72251)
10 ns read/write cycle time
Read and Write Clocks can be independent
Dual-Ported zero fall-through time architecture
Empty and Full Flags signal FIFO status
Programmable Almost-Empty and Almost-Full flags can be set
to any depth
Programmable Almost-Empty and Almost-Full flags default to
Empty+7, and Full-7, respectively
Output enable puts output data bus in high-impedance state
Advanced submicron CMOS technology
Available in the 32-pin plastic leaded chip carrier (PLCC) and
32-pin Thin Quad Flat Pack (TQFP)
For through-hole product please see the IDT72420/72200/72210/
72220/72230/72240 data sheet
Industrial temperature range (–40°C to +85°C) is available
°
°
Green parts available, see ordering information
The IDT72421/72201/72211/72221/72231/72241/72251 SyncFIFO™
are very high-speed, low-power First-In, First-Out (FIFO) memories with
clocked read and write controls. These devices have a 64, 256, 512, 1,024,
2,048, 4,096, and 8,192 x 9-bit memory array, respectively. These FIFOs are
applicable for a wide variety of data buffering needs such as graphics, local area
networks and interprocessor communication.
These FIFOs have 9-bit input and output ports. The input port is controlled
by a free-running clock (WCLK), and two write enable pins (WEN1, WEN2).
Data is written into the Synchronous FIFO on every rising clock edge when
the write enable pins are asserted. The output port is controlled by another clock
pin (RCLK) and two read enable pins (REN1,
REN2).
The Read Clock can
be tied to the Write Clock for single clock operation or the two clocks can run
asynchronous of one another for dual-clock operation. An output enable pin
(OE) is provided on the read port for three-state control of the output.
The Synchronous FIFOs have two fixed flags, Empty (EF) and Full (FF).
Two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF), are
provided for improved system control. The programmable flags default to
Empty+7 and Full-7 for
PAE
and
PAF,
respectively. The programmable flag
offset loading is controlled by a simple state machine and is initiated by asserting
the load pin (LD).
These FIFOs are fabricated using high-speed submicron CMOS technology.
DESCRIPTION:
FUNCTIONAL BLOCK DIAGRAM
WCLK
WEN1
WEN2
D
0
- D
8
LD
INPUT REGISTER
OFFSET REGISTER
EF
PAE
PAF
FF
WRITE CONTROL
LOGIC
RAM ARRAY
64 x 9, 256 x 9,
512 x 9, 1,024 x 9,
2,048 x 9, 4,096 x 9,
8,192 x 9
FLAG
LOGIC
WRITE POINTER
READ POINTER
READ CONTROL
LOGIC
OUTPUT REGISTER
RESET LOGIC
RCLK
REN1
REN2
RS
OE
Q
0
- Q
8
2655 drw01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The SyncFIFO is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
©
2017
NOVEMBER 2017
DSC-2655/7
Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
【Running posture training shoes】No.007-Self-generating function research
[i=s]This post was last edited by sipower on 2021-6-27 03:09[/i]The previous article introduced the design process of the Bluetooth communication program , and this one introduces the research on the ...
sipower onsemi and Avnet IoT Innovation Design Competition
Please help, need Borland C++ V4.51
Dear friends, does anyone have Borland C++ V4.51? I am learning MicroC/OS and need to use Borland C++ V4.51 to compile, but I have not found the installation program. I found a BC45, but I don’t know ...
wfiu Embedded System
TI TMS320F2812 SVPWM Program
[font=Microsoft Yahei, Hei, Tahoma, SimHei, sans-serif][b]TI TMS320F2812 SVPWM Program[/b][/font]...
fish001 Microcontroller MCU
Graduation Thesis Switching AC Power Supply
...
xu__changhua Power technology
Written to undergraduates who want to do IC design (reprinted)
Written for undergraduates who want to do IC design I graduated from college 4 years ago. The first company I worked for was in the automotive system business, using Fujitsu MCUs. At that time, embedd...
analogstudy Analog electronics
uboot logo replacement problem
[align=left][b]Uboot logo replacement problem[/b][/align][align=left][font=宋体]Question:[/font][/align][align=left][font=Tahoma]I want to replace the [/font]uboot LOGO at startup, which is the "freesca...
明远智睿Lan ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1025  2715  1949  1388  1947  21  55  40  28  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号