EEWORLDEEWORLDEEWORLD

Part Number

Search

5P49V6914A500NLGI

Description
Clock Generators & Support Products VersaClock 6 LP Program CLK
Categorysemiconductor    Analog mixed-signal IC   
File Size429KB,37 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

5P49V6914A500NLGI Online Shopping

Suppliers Part Number Price MOQ In stock  
5P49V6914A500NLGI - - View Buy Now

5P49V6914A500NLGI Overview

Clock Generators & Support Products VersaClock 6 LP Program CLK

5P49V6914A500NLGI Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology, Inc.)
Product CategoryClock Generators & Support Products
RoHSDetails
Package / CaseVFQFPN-24
PackagingTray
Factory Pack Quantity490
Programmable Clock Generator
5P49V6914
DATASHEET
Description
The 5P49V6914 is a programmable clock generator intended
for high performance consumer, networking, industrial,
computing, and data-communications applications.
Configurations may be stored in on-chip One-Time
Programmable (OTP) memory or changed using I
2
C
interface. This is IDTs fifth generation of programmable clock
technology (VersaClock
®
6).
The frequencies are generated from a single reference clock.
The reference clock can come from one of the two redundant
clock inputs. A glitchless manual switchover function allows
one of the redundant clocks to be selected during normal
operation.
Two select pins allow up to 4 different configurations to be
programmed and accessible using processor GPIOs or
bootstrapping. The different selections may be used for
different operating modes (full function, partial function, partial
power-down), regional standards (US, Japan, Europe) or
system production margin testing.
The device may be configured to use one of two I
2
C
addresses to allow multiple devices to be used in a system.
Features
Generates up to three independent output frequencies
High performance, low phase noise PLL, <0.5 ps RMS
typical phase jitter on outputs:
– PCIe Gen1, 2, 3 compliant clock capability
– USB 3.0 compliant clock capability
– 1 GbE and 10 GbE
Three fractional output dividers (FODs)
Independent Spread Spectrum capability on each output
pair
Four banks of internal non-volatile in-system
programmable or factory programmable OTP memory
I
2
C serial programming interface
One reference LVCMOS output clock
Three universal output pairs:
– Each configurable as one differential output pair or two
LVCMOS outputs
I/O Standards:
– Single-ended I/Os: 1.8V to 3.3V LVCMOS
– Differential I/Os - LVPECL, LVDS and HCSL
Pin Assignment
OUT0_SEL_I2CB
Input frequency ranges:
– LVCMOS Reference Clock Input (XIN/REF) – 1MHz to
200MHz
– LVDS, LVPECL, HCSL Differential Clock Input (CLKIN,
CLKINB) – 1MHz to 350MHz
– Crystal frequency range: 8MHz to 40MHz
OUT1B
V
DDO
0
V
DDO
1
OUT1
V
DDD
Output frequency ranges:
V
DDO
2
OUT2
OUT2B
V
DDO
3
OUT3
OUT3B
– LVCMOS Clock Outputs – 1MHz to 200MHz
– LVDS, LVPECL, HCSL Differential Clock Outputs –
1MHz to 350MHz
CLKIN
CLKINB
XOUT
XIN/REF
V
DDA
CLKSEL
24 23 22 21 20 19
1
18
2
3
4
5
6
7
8
9
17
EPAD
GND
16
15
14
Individually selectable output voltage (1.8V, 2.5V, 3.3V) for
each output pair
13
10 11 12
24-pin VFQFPN
5P49V6914 NOVEMBER 11, 2016
1
Redundant clock inputs with manual switchover
Programmable loop bandwidth
Programmable slew rate control
Programmable crystal load capacitance
Individual output enable/disable
Power-down mode
1.8V, 2.5V or 3.3V core V
DDD
, V
DDA
Available in 24-pin VFQFPN 4mm x 4mm package
-40° to +85°C industrial temperature operation
©2016 Integrated Device Technology, Inc.
SEL1/SDA
SEL0/SCL
SD/OE
V
DDA
NC
NC
After compiling Quartus II 9.1, it was found that the resource usage was 0%
I connected the signals of each module I wrote, compiled, and did layout and routing. After completion, I found that the resource utilization in the report was 0%? But I used many FIFOs in it. What is...
eeleader-mcu FPGA/CPLD
[Espier FPGA VHDL Learning Post] Post 18 Type Conversion
[align=center][color=red][font=宋体][size=16.0pt]【[/size][/font][/color][color=red][size=16.0pt]Espier[/size][/color][color=black][size=16.0pt] [/size][/color][color=red][size=16.0pt]FPGA VHDL[/size][/c...
常见泽1 FPGA/CPLD
EEWORLD University Hall----Smart basketball with Qi wireless charging function
Smart basketball with Qi wireless charging : https://training.eeworld.com.cn/course/467...
chenyy Power technology
MAX32630FTHR Design Notes (11): Blood oxygen sensor MAX30102 collects human blood oxygen concentration and heart rate (C language version...
[i=s]This post was last edited by Justice_Gao on 2017-9-21 21:55[/i] I will not explain the principle of max30102. Now the MAX30102 program source code that can be downloaded or shared on the Internet...
Justice_Gao DIY/Open Source Hardware
fmd_init cannot run! (About HVIE problem)
Report the latest progress and findings: According to the previous information, after modifying the registry, the flash partition size is 257KB used and 35.6M remaining, which seems to be correct (sus...
zhongyinyuan Embedded System
MY-RK3288-EK314 Compiler Manual
u-boot source code File name: rk32-myzr_uboot_2014.10_201803028.tar.bz2 name of file: rk32-myzr_uboot_2014.10_201803028.tar.bz2 kernel source code File name: rk32-myzr_kernel_3.10_201803028.tar.bz2 na...
明远智睿Lan TI Technology Forum

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2818  240  867  1276  951  57  5  18  26  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号