21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI49FCT805T
PI49FCT2805T
PI49FCT806T
Fast CMOS
Buffer/Clock Driver
Product Features
Extremely low output skew: 0.5ns
Monitor output pin
Clock busing with Hi-Z state control
TTL input and CMOS output compatible
Extremely low static power (1mW, typ.)
Hysteresis on all inputs
Packages available:
20-pin 209 mil wide SSOP (H)
20-pin 300 mil wide SOIC (S)
20-pin 150 mil wide QSOP (Q)
Device models available on request
Industrial Operation at -40ºC to +85ºC
Product Description
Pericom Semiconductors PI49FCT series of logic circuits are
produced using the Companys advanced 0.8 micron CMOS
technology, achieving industry leading speed grades.
The PI49FCT805T and PI49FCT2805T are non-inverting clock
drivers. The PI49FCT806T is an inverting clock driver designed with
two independent groups of buffers that have Hi-Z state Output
Enable inputs (active LOW) with a 1-in, 5-out configuration per
group. Each clock driver consists of two banks of drivers, driving
five outputs each from a standard TTL-compatible CMOS input.
The PI49FCT2805T also features a 25-ohm on-chip resistor for lower
noise.
PI49FCT805T/2805T Logic Block Diagram
OE
A
5
IN
A
OA
0–4
PI49FCT806T Logic Block Diagram
OE
A
5
IN
A
OA
0–4
5
IN
B
OE
B
OB
0–4
IN
B
OE
B
5
OB
0–4
MON
MON
1
PS7006C
06/27/01
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI49FCT805T
PI49FCT2805T/PI49FCT806T
Fast CMOS Buffer/Clock Driver
Product Pin Description
Pin N ame
O E
A
, O E
B
IN
A
, IN
B
O A
N
, O B
N
O A
N
, O B
N
MO N
GN D
V
CC
C lock Inputs
C lock O utputs (PI49FC T805T/PI49FC T2805T)
C lock O utput (PI49FC T806T)
Monitor O utput
Ground
Power
D e s cription
Hi- Z State O utput Enable Inputs (Active LO W)
PI49FCT805T/2805T Truth Table
(1)
Inputs
OE
A
, OE
B
L
L
H
H
IN
A
, IN
B
L
H
L
H
Outputs
OA
N
, OB
N
MON
L
H
Z
Z
L
H
L
H
PI49FCT806T Truth Table
(1)
Inputs
OE
A
, OE
B
L
L
H
H
IN
A
, IN
B
L
H
L
H
Outputs
OA
N
, OB
N
MON
H
H
L
L
Z
H
Z
L
Note:
1. H= High Voltage Level
L = Low Voltage Level
Z = High Impedance
PI49FCT805T/2805T Product Pin Configuration
Vcc
A
OA
0
OA
1
OA
2
GND
A
OA
3
OA
4
GND
B
OE
A
IN
A
1
20
2
19
3
18
4
20-Pin
17
5
H, Q, S
16
6
15
7
14
8
13
9
12
10
11
Vcc
B
OB
0
OB
1
OB
2
GND
B
OB
3
OB
4
MON
OE
B
IN
B
PI49FCT806T Product Pin Configuration
Vcc
A
OA
0
OA
1
OA
2
GND
A
OA
3
OA
4
GND
B
OE
A
IN
A
1
20
2
19
3
18
4
20-Pin
17
5
H, Q, S
16
6
15
7
14
8
13
9
12
10
11
Vcc
B
OB
0
OB
1
OB
2
GND
B
OB
3
OB
4
MON
OE
B
IN
B
2
PS7006C
06/27/01
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI49FCT805T
PI49FCT2805T/PI49FCT806T
Fast CMOS Buffer/Clock Driver
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature ............................................................. 65°C to +150°C
Ambient Temperature with Power Applied .............................. -40°C to +85°C
Supply Voltage to Ground Potential (Inputs & Vcc Only) ....... 0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only) .... 0.5V to +7.0V
DC Input Voltage ..................................................................... 0.5V to +7.0V
DC Output Current ............................................................................... 120mA
Power Dissipation ................................................................................... 0.5W
Note:
Stresses greater than those listed under MAXIMUM
RATINGS may cause permanent damage to the de-
vice. This is a stress rating only and functional opera-
tion of the device at these or any other conditions
above those indicated in the operational sections of
this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may
affect reliability.
DC Electrical Characteristics
(Over the Operating Range, T
A
= 40°C to +85°C, V
CC
= 5.0V ± 5%)
Parameters Description
V
OH
V
OL
V
IH
V
IL
I
IH
I
IL
I
OZH
I
OZL
I
I
V
IK
I
OS
V
H
Output HIGH Voltage
Output LOW Current
Input HIGH Voltage
Input LOW Voltage
Input HIGH Current
Input LOW Current
High Impedance
Output Current
Input HIGH Current
Clamp Diode Voltage
Short Circuit Current
Input Hysteresis
V
CC
= Max., V
IN
=V
CC
(Max.)
V
CC
= Min., I
IN
= 18mA
V
CC
= Max.
(3)
, V
OUT
= GND
V
CC
= 5 V
60
0.7
120
200
Test Conditions
(1)
V
CC
= Min., V
IN
= V
IH
or V
IL
V
CC
= Min., V
IN
= V
IH
or V
IL
Guaranteed Logic HIGH Level
Guaranteed Logic LOW Level
V
CC
= Max.
V
CC
= Max.
V
CC
= Max.
V
IN
= V
CC
V
IN
= GND
V
OUT
= V
CC
V
OUT
= GND
I
OH
= 24.0mA
I
OL
= 64mA
I
OL
= 12mA (25Ω)
2.0
0.8
1
1
1
1
20
1.2
225
Min.
2.4
Typ
(2)
3.3
0.3
0.3
0.55
0.50
Max.
Units
V
V
V
V
V
µA
µA
µA
µA
µA
V
mA
m
V
Capacitance
(T
A
= 25°C, f = 1 MHz)
Parameters
(4)
C
IN
C
OUT
Description
Input Capacitance
Output Capacitance
Test Conditions
V
IN
= 0 V
V
OUT
= 0 V
Typ
6
8
Max.
10
12
Units
pF
pF
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V
CC
= 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is determined by device characterization but is not production tested.
3
PS7006C
06/27/01
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI49FCT805T
PI49FCT2805T/PI49FCT806T
Fast CMOS Buffer/Clock Driver
Power Supply Characteristics
Parameters Description
I
CC
∆I
CC
I
CCD
Quiescent Power
Supply Current
Supply Current per
Input @ TTL HIGH
Supply Current per
Input per MHz
(4)
V
CC
= Max.
V
CC
= Max.
V
CC
= Max.,
Outputs Open
OE
A
= OE
B
= GND
Per Output Toggling
50% Duty Cycle
V
CC
= Max.,
Outputs Open
f
I
= 10 MH
Z
50% Duty Cycle
OE
A
= OE
B
= GND
Five Outputs Toggling
V
CC
= Max.,
Outputs Open
f
I
= 2.5 MH
Z
50% Duty Cycle
OE
A
= OE
B
= GND
Eleven Outputs
Toggling
Test Conditions
(1)
V
IN
= GND or V
CC
V
IN
= 3.4V
(3)
V
IN
= V
CC
V
IN
= GND
Min.
Typ
(2)
3
0.5
0.15
Max.
30
2.0
0.25
Units
µA
mA
mA/
MHz
I
C
Total Power Supply
Current
(6)
V
IN
= V
CC
V
IN
= GND
V
IN
= 3.4V
V
IN
= GND
V
IN
= V
CC
V
IN
= GND
V
IN
= 3.4V
V
IN
= GND
7.7
8.0
14.0
(5)
15.0
(5)
mA
4.3
8.4
(5)
4.8
10.4
(5)
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
2. Typical values are at Vcc = 5.0V, +25°C ambient.
3. Per TTL driven input (V
IN
= 3.4V); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. I
C
=I
QUIESCENT
+ I
INPUTS
+ I
DYNAMIC
I
C
= I
CC
+
∆I
CC
D
H
N
T
+ I
CCD
(f
CP
/2 + f
I
N
I
)
I
CC
= Quiescent Current
∆I
CC
= Power Supply Current for a TTL High Input (V
IN
= 3.4V)
D
H
= Duty Cycle for TTL Inputs High
N
T
= Number of TTL Inputs at D
H
I
CCD
= Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
f
CP
= Clock Frequency for Register Devices (Zero for Non-Register Devices)
f
I
= Input Frequency
N
I
= Number of Inputs at f
I
All currents are in milliamps and all frequencies are in megahertz.
4
PS7006C
06/27/01
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI49FCT805T
PI49FCT2805T/PI49FCT806T
Fast CMOS Buffer/Clock Driver
PI49FCT805/806T Switching Characteristics over Operating Range
805T/2805T/ 805AT/2805AT/ 805BT/2805BT/ 805CT/2805CT/
806T
806AT
806BT
806CT
Com.
Parame te rs
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
t
SKEW(o)(3)
De s cription
Propagation Delay
IN
A
to OA
N
,
IN
B
to OB
N
O utput Enable Time
O E
A
to OA
N
,
O E
B
to OB
N
O utput Disable Time
(4)
O E
A
to OA
N
,
O E
B
to OB
N
Skew twx two outputs
of same package
(same transition)
Skew twx opposite
transitions (t
PHL
- t
PLH
)
of same output
Skew twx two outputs
of different package at
same temperature
(same transition)
Conditions
(1)
M in.
1.5
M ax.
6.5
Com
M in.
1.5
M ax.
5.8
Com.
M in.
1.5
M ax.
5.0
Com
M in.
1.5
M ax.
4.5
Units
1.5
8.0
1.5
8.0
1.5
8.5
1.5
6.2
1.5
CL = 50pF
RL = 500
Ω
7.0
1.5
7.0
1.5
6.0
1.5
5.0
ns
0.7
0.5
0.4
0.4
t
SKEW(p)(3)
1.0
0.7
0.5
0.5
t
SKEW(t)(3)
1.5
1.0
1.0
1.0
Notes:
1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew measured at worse cast temperature (max. temp).
4. This parameter is guaranteed but not production tested.
Tests Circuits For All Outputs
(1)
V
CC
7.0V
Switch Position
Test
Open Drain
Disable LOW
Enable LOW
All Other Inputs
Switch
Closed
Open
500Ω
V
IN
Pulse
Generator
R
T
D.U.T.
50pF
C
L
500Ω
V
OUT
Definitions:
C
L
= Load capacitance: includes jig and probe capacitance.
R
T
= Termination resistance: should be equal to ZOUT of the
Pulse Generator.
5
PS7006C
06/27/01
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
