EEWORLDEEWORLDEEWORLD

Part Number

Search

5962-8767101LA

Description
OT PLD, 25ns, TTL, CDIP24,
CategoryProgrammable logic devices    Programmable logic   
File Size316KB,23 Pages
ManufacturerMonolithic Memories
Download Datasheet Parametric View All

5962-8767101LA Overview

OT PLD, 25ns, TTL, CDIP24,

5962-8767101LA Parametric

Parameter NameAttribute value
MakerMonolithic Memories
Reach Compliance Codeunknown
Other featuresPOWER-UP RESET
JESD-30 codeR-GDIP-T24
JESD-609 codee0
length31.9405 mm
Dedicated input times14
Number of I/O lines6
Number of terminals24
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize14 DEDICATED INPUTS, 6 I/O
Output functionCOMBINATORIAL
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Programmable logic typeOT PLD
propagation delay25 ns
Certification statusNot Qualified
Maximum seat height5.08 mm
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountNO
technologyTTL
Temperature levelMILITARY
Terminal surfaceTIN LEAD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
width7.62 mm
Base Number Matches1
REVISIONS
LTR
A
DESCRIPTION
Add vendor CAGE numbers 01295, 18324, and 34335 to the drawing. Added
device types 05 and 06 for vendor CAGE number 34335. Change to absolute
maximum ratings and table I. Editorial changes throughout.
Add device types 11 through 18 for vendor CAGE 34335. Removed vendor
CAGE 18324 as a source of supply for device types 05 and 06. Add vendor
CAGE 01295 to device types 15 through 18, packages L, K, and 3. Editorial
changes throughout.
Changes to table I; conditions for IIH, limits on ICC, and limits on some timing
conditions. Change pin 16 on case outline 3 to
OE . Add device type 19.
Editorial changes throughout.
DATE (YR-MO-DA)
90-03-29
APPROVED
M. Frye
B
91-05-09
M. Frye
C
93-02-19
M. Frye
D
E
Changes in accordance with NOR 5962-R142-93
Update drawing to current requirements. Editorial changes throughout. - gap
93-04-21
02-01-07
M. Frye
Raymond Monnin
THE ORIGINAL FIRST PAGE OF THIS DRAWING HAS BEEN REPLACED.
REV
SHEET
REV
SHEET
REV STATUS
OF SHEETS
PMIC N/A
E
15
E
16
E
17
E
18
REV
SHEET
PREPARED BY
Kenneth Rice
E
19
E
20
E
1
E
2
E
3
E
4
E
5
E
6
E
7
E
8
E
9
E
10
E
11
E
12
E
13
E
14
STANDARD
MICROCIRCUIT
DRAWING
THIS DRAWING IS AVAILABLE
FOR USE BY ALL
DEPARTMENTS
AND AGENCIES OF THE
DEPARTMENT OF DEFENSE
CHECKED BY
Kenneth Rice
APPROVED BY
Michael A. Frye
DRAWING APPROVAL DATE
87-09-20
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216
http://www.dscc.dla.mil
MICROCIRCUIT, DIGITAL,
MEMORY, BIPOLAR,
PROGRAMMING LOGIC,
MONOLITHIC SILICON
AMSC N/A
REVISION LEVEL
E
SIZE
A
SHEET
CAGE CODE
67268
1 OF
20
5962-87671
DSCC FORM 2233
APR 97
DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.
5962-E154-02

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2873  877  2166  2806  2173  58  18  44  57  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号