LPC3180
16/32-bit ARM microcontroller; hardware floating-point
coprocessor, USB On-The-Go, and SDRAM memory interface
Rev. 01 — 2 June 2006
Preliminary data sheet
1. General description
The LPC3180 is an ARM9-based microcontroller for embedded applications requiring
high performance combined with low power dissipation. It achieves these objectives
through the combination of Philips' state-of-the-art 90 nanometer technology with an
ARM926EJ-S CPU core with a Vector Floating Point (VFP) coprocessor and a large array
of standard peripherals including USB On-The-Go.
The microcontroller can operate at over 200 MHz CPU frequency (about 220 MIPS per
ARM Inc.). The ARM926EJ-S CPU incorporates a 5-stage pipeline and has a Harvard
architecture with separate 32 kB instruction and data caches, a demand paged MMU,
DSP instruction extensions with a single cycle MAC, and Jazelle Java bytecode execution
hardware. A block diagram of the microcontroller is shown in
Figure 1.
Power optimization in this microcontroller is done through process and technology
development (Intrinsic Power), and architectural means (Managed Power).
The LPC3180 also incorporates an SDRAM interface, NAND flash interfaces, USB 2.0
full-speed interface, seven UARTs, two I
2
C-bus interfaces, two SPI ports, a Secure Digital
(SD) interface, and a 10-bit ADC in addition to many other features.
2. Features
2.1 Key features
I
ARM926EJ-S processor with 32 kB instruction cache and 32 kB data cache, running
at up to 208 MHz.
I
64 kB of SRAM.
I
High-performance multi-layer AHB bus system provides a separate bus for CPU data
and instruction fetch, two data buses for the DMA controller, and another for the USB
controller.
I
External memory interfaces: one supports DDR and SDR SDRAM, another supports
single-level and multi-level NAND flash devices and can serve as an 8-bit parallel
interface.
I
General purpose DMA controller that can be used with the SD card and SPI interfaces,
as well as for memory-to-memory transfers.
I
USB 2.0 full-speed device, host (OHCI compliant), and OTG block. A dedicated PLL
provides the 48 MHz USB clock.
I
Multiple serial interfaces, including seven UARTs, two SPI controllers, and two single
master I
2
C-bus interfaces.
I
SD memory card interface.
Philips Semiconductors
LPC3180
16/32-bit ARM microcontroller with external memory interface
I
Up to 55 GPI, GPO, and GPIO pins. Includes 12 GPI pins, 24 GPO pins, and six GPIO
pins.
I
10-bit ADC with input multiplexing from three pins.
I
Real-Time Clock (RTC) with separate power supply and power domain, clocked by a
dedicated 32 kHz oscillator. Includes a 128 byte scratch pad memory. The RTC may
remain active when the rest of the chip is not powered.
I
32-bit general purpose high-speed timer with 16-bit pre-scaler with capture and
compare capability.
I
32-bit millisecond timer driven from the RTC clock. Interrupts may be generated using
two match registers.
I
Watchdog timer.
I
Two PWM blocks with an output rate up to 50 kHz.
I
Keyboard scanner function provides automatic scanning of up to an 8
×
8 key matrix.
I
Standard ARM test/debug interface for compatibility with existing tools.
I
Emulation trace buffer with 2 k
×
24-bit RAM allows trace via JTAG.
I
On-chip crystal oscillator.
I
Stop mode saves power, while allowing many peripheral functions to restart CPU
activity.
I
On-chip PLL allows CPU operation up to the maximum CPU rate without the need for
a high frequency crystal.
I
Boundary scan for simplified board testing.
3. Ordering information
Table 1.
Ordering information
Package
Name
LPC3180FEL320
[1]
LFBGA320
[1]
Type number
Description
plastic low profile fine-pitch ball grid array
package; 320 balls; body 13
×
13
×
0.9 mm
Version
SOT824-1
F =
−40 °C
to +85
°C
temperature range.
LPC3180_1
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Preliminary data sheet
Rev. 01 — 2 June 2006
2 of 36
Linux and Android
京公网安备 11010802033920号
EEWORLD
