EEWORLDEEWORLDEEWORLD

Part Number

Search

MAX7454

Description
HD/SD Switchable Video Filters and Buffers
File Size142KB,8 Pages
ManufacturerMaxim
Websitehttps://www.maximintegrated.com/en.html
Download Datasheet Compare View All

MAX7454 Overview

HD/SD Switchable Video Filters and Buffers

19-3482; Rev 0; 10/04
KIT
ATION
EVALU
BLE
AVAILA
HD/SD Switchable Video Filters and Buffers
General Description
The MAX7454/MAX7455 triple-channel video recon-
struction filters and buffers are ideal for high definition
(HD), standard definition progressive scan/noninter-
laced (SDp), and standard definition interlaced (SDi)
television applications. These devices are a fully inte-
grated solution for filtering and buffering HD and/or
SDp/SDi TV signals in component video output format
(Y P
B
P
R
or RGB). The MAX7454/MAX7455 are compati-
ble with the 1080i, 720p, 480p, and 480i scanning system
standards. In addition to having an HD/SD switchable
frequency response, the magnitude response can be
optimized by approximately 15% by a control input.
The input and output signals are DC-coupled to the
MAX7454/MAX7455, eliminating the large output AC-cou-
pling capacitors normally used. The MAX7454/MAX7455
output buffers drive a 2V
P-P
video signal into a standard
150Ω load. The MAX7454 has a gain of +6dB and the
MAX7455 has a gain of +12dB. Both devices are available
in a 20-pin TSSOP package and are fully specified over
the upper commercial (0°C to +85°C) temperature range.
Features
30MHz High Definition (HD)/10MHz Standard
Definition (SD) Switchable Video Reconstruction
Filter
15% Magnitude Response Adjustment
Passband: -2.3dB at 30MHz
-0.40dB at 10MHz
-0.10dB at 5MHz
Stopband: -55dB at 74MHz (HDTV)
-62dB at 27MHz (SDTV)
Output Blank Level <1V for DC-Coupled Output
+6dB Gain (MAX7454) or +12dB Gain (MAX7455)
Direct Coupled Input, Zero Tilt
Direct Coupled Output, No Large Output Capacitor
Drives 2V
P-P
Signal in 150Ω Video Load
Small 20-Pin TSSOP Package
Single +5V Supply
MAX7454/MAX7455
Applications
Set-Top Boxes
Direct-Broadcast Satellite (DBS) Receiver
DVD Players
Hard-Disk Recorders
HDTV (LCD, PDP, DLP)
Professional Cameras
Pin Configuration appears at end of data sheet.
PART
MAX7454UUP
MAX7455UUP*
Ordering Information
TEMP
RANGE
PIN-PACKAGE
BUFFER
GAIN (dB)
+6
+6
+12
+12
0°C to +85°C 20 TSSOP-EP**
0°C to +85°C 20 TSSOP-EP**
MAX7454UUP+* 0°C to +85°C 20 TSSOP-EP**
MAX7455UUP+* 0°C to +85°C 20 TSSOP-EP**
+Indicates
lead-free packaging.
*Future
product—contact factory for availability.
**EP
= Exposed pad.
Typical Operating Circuit
+5V
V
CC
MAX7454/MAX7455
ENCODER
Y/R
D/A
IN1
SWITCHABLE
LOWPASS
FILTER
+6dB OR
+12dB
OUT1
75Ω
Z
O
= 75Ω
75Ω
2
D/A
Pb/G
IN2
SWITCHABLE
LOWPASS
FILTER
+6dB OR
+12dB
OUT2
75Ω
Z
O
= 75Ω
75Ω
2
D/A
Pr/B
IN3
SWITCHABLE
LOWPASS
FILTER
+6dB OR
+12dB
OUT3
75Ω
Z
O
= 75Ω
75Ω
FSEL
SD/HD
GND
________________________________________________________________
Maxim Integrated Products
1
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.

MAX7454 Related Products

MAX7454 MAX7455 MAX7454UUP MAX7455UUP
Description HD/SD Switchable Video Filters and Buffers HD/SD Switchable Video Filters and Buffers HD/SD Switchable Video Filters and Buffers HD/SD Switchable Video Filters and Buffers
[Project source code] [Modelsim FAQ] Port 'xxxx' not found in the connected module
This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...
小梅哥 FPGA/CPLD
An error in the CC3200 Out of Box Application example
When I first saw the temperature in the Out of Box example, I wondered if the temperature sensor was broken. Then I thought that the temperature unit might be Fahrenheit. For people who are used to us...
littleshrimp RF/Wirelessly
crc16 source code sharing
// Copyright 2007 Altera Corporation. All rights reserved. // Altera products are protected under numerous U.S. and foreign patents, // maskwork rights, copyrights and other intellectual property laws...
eeleader FPGA/CPLD
[FPGA Design Problem] Three signal edges in the sensitivity list in Verilog
Data is sent when the rising edge of clock clk and signal A is high at the same time, but signal A has a fixed cycle (maintaining the high of 8 clocks), but when the rising edge of clock clk happens, ...
eeleader FPGA/CPLD
Newbie's question: What's wrong with the Baudrate calculation of my P89V51RD2?
Crystal: 32MHz Use timer2 as Baudrate Set TMOD = 0x21; // Use mode3 According to the formula Baud rate = fosc / (16 × (65536(RCAP2H, RCAP2L))) ---------------------------------------------------------...
liluo44 51mcu
I have used 430 to make DS18B20. Please help me modify the program.
Anyone who has used 430 to work on DS18B20, please help me modify the program. Below is the main function and the main parts of 18B20. Do you have any other questions? void main() { WDTCTL = WDTPW + W...
nwx8899 Microcontroller MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2754  2287  2677  368  1770  56  47  54  8  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号