EEWORLDEEWORLDEEWORLD

Part Number

Search

EP3SE260F1517I3N

Description
FPGA - Field Programmable Gate Array FPGA - Stratix III 10200 LABs 976 IOs
CategoryProgrammable logic devices    Programmable logic   
File Size191KB,16 Pages
ManufacturerAltera (Intel)
Environmental Compliance
Download Datasheet Parametric View All

EP3SE260F1517I3N Online Shopping

Suppliers Part Number Price MOQ In stock  
EP3SE260F1517I3N - - View Buy Now

EP3SE260F1517I3N Overview

FPGA - Field Programmable Gate Array FPGA - Stratix III 10200 LABs 976 IOs

EP3SE260F1517I3N Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAltera (Intel)
Parts packaging codeBGA
package instructionLEAD FREE, FBGA-1517
Contacts1517
Reach Compliance Codenot_compliant
ECCN code3A001.A.7.A
Other featuresIT CAN ALSO OPERATE FROM 1.05 TO 1.15V SUPPLY
maximum clock frequency717 MHz
JESD-30 codeS-PBGA-B1517
JESD-609 codee1
length40 mm
Humidity sensitivity level4
Number of entries976
Number of logical units255000
Output times976
Number of terminals1517
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA1517,39X39,40
Package shapeSQUARE
Package formGRID ARRAY
power supply1.2/3.3 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height3.9 mm
Maximum supply voltage0.94 V
Minimum supply voltage0.86 V
Nominal supply voltage0.9 V
surface mountYES
technologyCMOS
Terminal surfaceTin/Silver/Copper (Sn/Ag/Cu)
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
width40 mm
1. Stratix III Device Family Overview
SIII51001-1.8
The Stratix
®
III family provides one of the most architecturally advanced,
high-performance, low-power FPGAs in the marketplace.
Stratix III FPGAs lower power consumption through Altera’s innovative
Programmable Power Technology, which provides the ability to turn on the
performance where needed and turn down the power consumption for blocks not in
use. Selectable Core Voltage and the latest in silicon process optimizations are also
employed to deliver the industry’s lowest power, high-performance FPGAs.
Specifically designed for ease of use and rapid system integration, the Stratix III
FPGA family offers two variants optimized to meet different application needs:
The Stratix III
L
family provides balanced logic, memory, and multiplier ratios for
mainstream applications.
The Stratix III
E
family is memory- and multiplier-rich for data-centric
applications.
Modular I/O banks with a common bank structure for vertical migration lend
efficiency and flexibility to the high-speed I/O. Package and die enhancements with
dynamic on-chip termination, output delay, and current strength control provide
best-in-class signal integrity.
Based on a 1.1-V, 65-nm all-layer copper SRAM process, the Stratix III family is a
programmable alternative to custom ASICs and programmable processors for
high-performance logic, digital signal processing (DSP), and embedded designs.
Stratix III devices include optional configuration bit stream security through volatile
or non-volatile 256-bit Advanced Encryption Standard (AES) encryption. Where
ultra-high reliability is required, Stratix III devices include automatic error detection
circuitry to detect data corruption by soft errors in the configuration random-access
memory (CRAM) and user memory cells.
Features Summary
Stratix III devices offer the following features:
48,000 to 338,000 equivalent logic elements (LEs) ( refer to
Table 1–1)
2,430 to 20,497 Kbits of enhanced TriMatrix memory consisting of three RAM
block sizes to implement true dual-port memory and FIFO buffers
High-speed DSP blocks provide dedicated implementation of 9×9, 12×12, 18×18,
and 36×36 multipliers (at up to 550 MHz), multiply-accumulate functions, and
finite impulse response (FIR) filters
I/O:GND:PWR ratio of 8:1:1 along with on-die and on-package decoupling for
robust signal integrity
Programmable Power Technology, which minimizes power while maximizing
device performance
© March 2010
Altera Corporation
Stratix III Device Handbook, Volume 1
About ARM board IO address conversion
A data acquisition board PM511P is plugged into the PC104 bus on the ARM board. There is an IO port on the PM511P. According to the definition in the PM511P hardware manual, the address of this IO is ...
anceyfang ARM Technology
wince Getting Started Help
I have just joined the company. The company is now planning to use wince to develop a handheld mobile device on the PXA270 hardware platform. Since I have never been exposed to wince before and the pr...
crt689 Embedded System
How to clear the interrupt request?
As the title says. I know that after registering the interrupt number, I can use InterruptDone (interrupt number) to clear the corresponding interrupt request and enable the interrupt, but here I want...
2019230 Embedded System
Wince cannot run 512 memory (x86 platform)
Wince cannot run with 512M memory (x86 platform, ce600 version) Please advise, my customized wince OS uses 256M memory, everything is normal, when it is changed to 512M or larger, it cannot enter the ...
sherryrain Embedded System
FPGA One controller hard core hangs two DDR chips
[font=Verdana, Helvetica, Arial, sans-serif]I would like to ask you, I plan to use this solution, FPGA uses controller hard core, and hangs two 16-bit DDRs outside. The differential clock, address lin...
nothing92 FPGA/CPLD
Is there a way to export a list of typed variables from CCS?
I want to make a host computer tool that can import all the variable names, addresses, and types in the project, and display and modify the variables through serial communication. The generated map fi...
zengxy3407 TI Technology Forum

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 33  1368  2923  892  2772  1  28  59  18  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号