82V3280EQG8 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> 82V3280EQG8

82V3280EQG8: DescriptionClock Generators & Support Products SUPERSET MASTER; Categorysemiconductor Analog mixed-signal IC; File Size1006KB，172 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric Compare View All

82V3280EQG8 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	82V3280EQG8	-	-	View	Buy Now

82V3280EQG8 Overview

Clock Generators & Support Products SUPERSET MASTER

82V3280EQG8 Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	IDT (Integrated Device Technology, Inc.)
Product Category	Clock Generators & Support Products
RoHS	Details
Packaging	Reel
Moisture Sensitive	Yes
Factory Pack Quantity	750

Preview

Download Datasheet

View All

WAN PLL

IDT82V3280

NRND - Not Recommend for New Designs

FOR REPLACEMENT DEVICE USE IDT82V3280A

Version 7

April 15, 2015

6024 Silver Creek Valley Road, San Jose, CA 95138

Telephone: (800) 345-7015 • TWX: 910-338-2070 • FAX: (408) 284-2775

Printed in U.S.A.

Table of Contents

NRND - Not Recommend for New Designs

FEATURES .............................................................................................................................................................................. 9

HIGHLIGHTS.................................................................................................................................................................................................... 9

MAIN FEATURES ............................................................................................................................................................................................ 9

OTHER FEATURES ......................................................................................................................................................................................... 9

APPLICATIONS....................................................................................................................................................................... 9

DESCRIPTION....................................................................................................................................................................... 10

FUNCTIONAL BLOCK DIAGRAM ........................................................................................................................................ 11

1 PIN ASSIGNMENT ........................................................................................................................................................... 12

2 PIN DESCRIPTION .......................................................................................................................................................... 13

3 FUNCTIONAL DESCRIPTION ......................................................................................................................................... 19

RESET ........................................................................................................................................................................................................... 19

MASTER CLOCK .......................................................................................................................................................................................... 19

INPUT CLOCKS & FRAME SYNC SIGNAL ................................................................................................................................................. 20

3.3.1 Input Clocks .................................................................................................................................................................................... 20

3.3.2 Frame SYNC Input Signals ............................................................................................................................................................ 20

3.4 INPUT CLOCK PRE-DIVIDER ...................................................................................................................................................................... 21

3.5 INPUT CLOCK QUALITY MONITORING ..................................................................................................................................................... 23

3.5.1 LOS Monitoring .............................................................................................................................................................................. 23

3.5.2 Activity Monitoring ......................................................................................................................................................................... 23

3.5.3 Frequency Monitoring ................................................................................................................................................................... 24

3.6 T0 / T4 DPLL INPUT CLOCK SELECTION .................................................................................................................................................. 25

3.6.1 External Fast Selection (T0 only) .................................................................................................................................................. 25

3.6.2 Forced Selection ............................................................................................................................................................................ 26

3.6.3 Automatic Selection ....................................................................................................................................................................... 26

3.7 SELECTED INPUT CLOCK MONITORING .................................................................................................................................................. 27

3.7.1 T0 / T4 DPLL Locking Detection ................................................................................................................................................... 27

3.7.1.1 Fast Loss .......................................................................................................................................................................... 27

3.7.1.2 Coarse Phase Loss .......................................................................................................................................................... 27

3.7.1.3 Fine Phase Loss ............................................................................................................................................................... 27

3.7.1.4 Hard Limit Exceeding ....................................................................................................................................................... 27

3.7.2 Locking Status ............................................................................................................................................................................... 27

3.7.3 Phase Lock Alarm (T0 only) .......................................................................................................................................................... 28

3.8 SELECTED INPUT CLOCK SWITCH ........................................................................................................................................................... 29

3.8.1 Input Clock Validity ........................................................................................................................................................................ 29

3.8.2 Selected Input Clock Switch ......................................................................................................................................................... 29

3.8.2.1 Revertive Switch ............................................................................................................................................................... 29

3.8.2.2 Non-Revertive Switch (T0 only) ........................................................................................................................................ 30

3.8.3 Selected / Qualified Input Clocks Indication ................................................................................................................................ 30

3.9 SELECTED INPUT CLOCK STATUS VS. DPLL OPERATING MODE ....................................................................................................... 31

3.9.1 T0 Selected Input Clock vs. DPLL Operating Mode .................................................................................................................... 31

3.9.2 T4 Selected Input Clock vs. DPLL Operating Mode .................................................................................................................... 33

3.10 T0 / T4 DPLL OPERATING MODE ............................................................................................................................................................... 34

3.10.1 T0 DPLL Operating Mode .............................................................................................................................................................. 34

3.10.1.1 Free-Run Mode ................................................................................................................................................................ 34

3.10.1.2 Pre-Locked Mode ............................................................................................................................................................. 34

3.10.1.3 Locked Mode .................................................................................................................................................................... 34

3.1

3.2

3.3

Table of Contents

April 15, 2015

IDT82V3280

WAN PLL

3.11

3.12

3.13

3.14

3.15

3.16

3.17

4.1

5.1

5.2

5.3

5.4

5.5

4 TYPICAL APPLICATION ................................................................................................................................................. 47

MASTER / SLAVE APPLICATION ............................................................................................................................................................... 47

EPROM MODE .............................................................................................................................................................................................. 49

MULTIPLEXED MODE .................................................................................................................................................................................. 50

INTEL MODE ................................................................................................................................................................................................. 52

MOTOROLA MODE ...................................................................................................................................................................................... 54

SERIAL MODE .............................................................................................................................................................................................. 56

3.10.1.3.1 Temp-Holdover Mode .................................................................................................................................... 34

3.10.1.4 Lost-Phase Mode ............................................................................................................................................................. 34

3.10.1.5 Holdover Mode ................................................................................................................................................................. 34

3.10.1.5.1 Automatic Instantaneous ............................................................................................................................... 35

3.10.1.5.2 Automatic Slow Averaged ............................................................................................................................. 35

3.10.1.5.3 Automatic Fast Averaged .............................................................................................................................. 35

3.10.1.5.4 Manual ........................................................................................................................................................... 35

3.10.1.5.5 Holdover Frequency Offset Read .................................................................................................................. 35

3.10.1.6 Pre-Locked2 Mode ........................................................................................................................................................... 35

3.10.2 T4 DPLL Operating Mode .............................................................................................................................................................. 35

3.10.2.1 Free-Run Mode ................................................................................................................................................................ 35

3.10.2.2 Locked Mode .................................................................................................................................................................... 35

3.10.2.3 Holdover Mode ................................................................................................................................................................. 35

T0 / T4 DPLL OUTPUT ................................................................................................................................................................................. 37

3.11.1 PFD Output Limit ............................................................................................................................................................................ 37

3.11.2 Frequency Offset Limit .................................................................................................................................................................. 37

3.11.3 PBO (T0 only) ................................................................................................................................................................................. 37

3.11.4 Phase Offset Selection (T0 only) .................................................................................................................................................. 37

3.11.5 Four Paths of T0 / T4 DPLL Outputs ............................................................................................................................................. 37

3.11.5.1 T0 Path ............................................................................................................................................................................. 37

3.11.5.2 T4 Path ............................................................................................................................................................................. 38

T0 / T4 APLL ................................................................................................................................................................................................. 39

OUTPUT CLOCKS & FRAME SYNC SIGNALS ........................................................................................................................................... 39

3.13.1 Output Clocks ................................................................................................................................................................................. 39

3.13.2 Frame SYNC Output Signals ......................................................................................................................................................... 42

MASTER / SLAVE CONFIGURATION ......................................................................................................................................................... 44

INTERRUPT SUMMARY ............................................................................................................................................................................... 45

T0 AND T4 SUMMARY ................................................................................................................................................................................. 45

POWER SUPPLY FILTERING TECHNIQUES ............................................................................................................................................. 46

5 MICROPROCESSOR INTERFACE .................................................................................................................................. 48

6 JTAG ................................................................................................................................................................................ 58

7 PROGRAMMING INFORMATION .................................................................................................................................... 59

7.1

7.2

REGISTER MAP ............................................................................................................................................................................................ 59

REGISTER DESCRIPTION ........................................................................................................................................................................... 65

7.2.1 Global Control Registers ............................................................................................................................................................... 65

7.2.2 Interrupt Registers ......................................................................................................................................................................... 74

7.2.3 Input Clock Frequency & Priority Configuration Registers ....................................................................................................... 79

7.2.4 Input Clock Quality Monitoring Configuration & Status Registers ......................................................................................... 102

7.2.5 T0 / T4 DPLL Input Clock Selection Registers ........................................................................................................................... 116

7.2.6 T0 / T4 DPLL State Machine Control Registers ......................................................................................................................... 120

7.2.7 T0 / T4 DPLL & APLL Configuration Registers .......................................................................................................................... 122

7.2.8 Output Configuration Registers .................................................................................................................................................. 136

7.2.9 PBO & Phase Offset Control Registers ...................................................................................................................................... 146

7.2.10 Synchronization Configuration Registers ................................................................................................................................. 148

JUNCTION TEMPERATURE ...................................................................................................................................................................... 149

8 THERMAL MANAGEMENT ........................................................................................................................................... 149

8.1

Table of Contents

April 15, 2015

IDT82V3280

WAN PLL

9 ELECTRICAL SPECIFICATIONS .................................................................................................................................. 151

9.1

9.2

9.3

8.2

8.3

8.4

EXAMPLE OF JUNCTION TEMPERATURE CALCULATION ................................................................................................................... 149

HEATSINK EVALUATION .......................................................................................................................................................................... 149

TQFP EPAD THERMAL RELEASE PATH ................................................................................................................................................. 150

ABSOLUTE MAXIMUM RATING ................................................................................................................................................................ 151

RECOMMENDED OPERATION CONDITIONS .......................................................................................................................................... 151

I/O SPECIFICATIONS ................................................................................................................................................................................. 152

9.3.1 AMI Input / Output Port ................................................................................................................................................................ 152

9.3.1.1 Structure ......................................................................................................................................................................... 152

9.3.1.2 I/O Level ......................................................................................................................................................................... 152

9.3.1.3 Over-Voltage Protection ................................................................................................................................................. 154

9.3.2 CMOS Input / Output Port ............................................................................................................................................................ 154

9.3.3 PECL / LVDS Input / Output Port ................................................................................................................................................ 155

9.3.3.1 PECL Input / Output Port ................................................................................................................................................ 155

9.3.3.2 LVDS Input / Output Port ................................................................................................................................................ 157

9.3.3.3 Single-Ended Input for Differential Input ........................................................................................................................ 158

JITTER & WANDER PERFORMANCE ....................................................................................................................................................... 159

OUTPUT WANDER GENERATION ............................................................................................................................................................ 162

INPUT / OUTPUT CLOCK TIMING ............................................................................................................................................................. 163

OUTPUT CLOCK TIMING ........................................................................................................................................................................... 164

PACKAGE DIMENSIONS.................................................................................................................................................... 169

ORDERING INFORMATION................................................................................................................................................ 172

9.4

9.5

9.6

9.7

Table of Contents

April 15, 2015

82V3280EQG8 Related Products

	82V3280EQG8
Description	Clock Generators & Support Products SUPERSET MASTER
Product Attribute	Attribute Value
Manufacturer	IDT (Integrated Device Technology, Inc.)
Product Category	Clock Generators & Support Products
RoHS	Details
Packaging	Reel
Moisture Sensitive	Yes
Factory Pack Quantity	750

Recommended Resources

slow starter circuit

Remote control TV doorbell reception and alarm circuit

AD693 type 4 to 20mA sensor transmitter circuit

5V switching regulated power supply circuit diagram composed of MC34063A

555 touch mode timer energy-saving lamp circuit

Induction electric heating automatic control circuit

Chatting Hash Table (Part 2): Previous links:Previous article: https://bbs.eeworld.com.cn/thread-97607-1-3.htmlMiddle article: https://bbs.eeworld.com.cn/thread-97778-1-3.html　　Last time we talked about that when the Hash table is...; richiefang Embedded System

Communication, about wince printer: HI, everyone, I'm working on a WINCE5.0 printer recently. I've chosen an HP Deskjet D2568 inkjet printer, which uses the "HP PCL 3 GUI" printer language. In PB, I've added two components, PCL Printer ...; samhesam Embedded System

MSP-EXP430FR5994 schematic analysis: It has been a long time since I got the MSP-EXP430FR5994, but I haven't started to study it. Friends who bought it together should act quickly. To be honest, when I knew about this board, I liked it a...; qwerghf Microcontroller MCU

Highlights of high brightness LED driving dynamics and circuits: [color=red][b]High Brightness LED Driving Dynamics and Circuit Collection[hide][/hide] [/b][/color]...; qwqwqw2088 Power technology

Has anyone used the UV LED parallel light exposure machine?: Recently I saw an exposure machine that uses UV LED chips for direct exposure. Has anyone heard of this? Can you share your experience? Is UV LED stable now?...; quzhenga123 PCB Design

Other members of Keithley 2400 Series Digital SourceMeter: If your application requires a wider source or measurement range than the 2401 SourceMeter Instrument [1] can provide, then other instruments in the 2400 Series [2] may provide the range you need. Ref...; Jack_ma Test/Measurement

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components