8N4QV01FG-0067CDI datasheet, PDF

Datasheet> All Categories > Passive components> 8N4QV01FG-0067CDI

8N4QV01FG-0067CDI: DescriptionProgrammable Oscillators; CategoryPassive components; File Size329KB，20 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric View All

8N4QV01FG-0067CDI Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	8N4QV01FG-0067CDI	-	-	View	Buy Now

8N4QV01FG-0067CDI Overview

Programmable Oscillators

8N4QV01FG-0067CDI Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	IDT (Integrated Device Technology, Inc.)
Product Category	Programmable Oscillators
Product	VCXO

Preview

Download Datasheet

View All

Quad-Frequency Programmable

VCXO

General Description

The IDT8N4QV01 is a Quad-Frequency Programmable VCXO with

very flexible frequency and pull-range programming capabilities. The

device uses IDT’s fourth generation FemtoClock® NG technology for

an optimum of high clock frequency and low phase noise

performance. The device accepts 2.5V or 3.3V supply and is

packaged in a small, lead-free (RoHS 6) 10-lead ceramic 5mm x

7mm x 1.55mm package.

Besides the 4 default power-up frequencies set by the FSEL0 and

FSEL1 pins, the IDT8N4QV01 can be programmed via the I

interface to any output clock frequency between 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz to a very high degree of

precision with a frequency step size of 435.9Hz ÷N (N is the PLL

output divider). Since the FSEL0 and FSEL1 pins are mapped to 4

independent PLL, P, M and N divider registers (P, MINT, MFRAC and

N), reprogramming those registers to other frequencies under

control of FSEL0 and FSEL1 is supported. The extended

temperature range supports wireless infrastructure, tele-

communication and networking end equipment requirements.

IDT8N4QV01 REV G

DATASHEET

Features

•

Fourth generation FemtoClock® NG technology

Programmable clock output frequency from 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz

Four power-up default frequencies (see part number order codes),

re-programmable by I

C programming interface for the output clock frequency, APR

and internal PLL control registers

Frequency programming resolution is 435.9Hz ÷N

Absolute pull-range (APR) programmable from ±4.5ppm to

±754.5ppm

One 2.5V or 3.3V LVDS differential clock output

Two control inputs for the power-up default frequency

LVCMOS/LVTTL compatible control inputs

RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.494ps

(typical)

RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.594ps (typical)

2.5V or 3.3V supply voltage modes

-40°C to 85°C ambient operating temperature

Lead-free (RoHS 6) packaging

Block Diagram

OSC

114.285 MHz

÷MINT,

MFRAC

FSEL1

FSEL0

SCLK

SDATA

Pulldown

Pullup

Pin Assignment

÷P

PFD

LPF

FemtoClock

VCO

1950-2600MHz

÷N

VC 1

OE 2

GND 3

FSEL0 4

FSEL1 5

10 SCLK

9 SDATA

8 V

7 nQ

6 Q

A/D

Configuration Register (ROM)

(Frequency, APR, Polarity)

C Control

IDT8N4QV01 REV G DATA SHEET

10-lead ceramic 5mm x 7mm x 1.55mm

package body

CD Package

Top View

IDT8N4QV01GCD REVISION A MARCH 11, 2014

Recommended Resources

Common emitter amplifier circuit b

Double button light switch circuit (11)

Output voltage adjustable circuit diagram

Crystal JFET capacitor three-point oscillator circuit diagram

Tilt angle sensor circuit

Shigeru Wada tube preamplifier circuit diagram

Update pyboard firmware using STM32CubeProgrammer: In the past, when updating the pyboard (STM32) firmware, ST's Dfuse software was usually used under Windows. However, Dfuse software is no longer updated and can only be run under Windows system, whic...; dcexpert MicroPython Open Source section

Recommended books on embedded development (IV) --- Principles of embedded computer system design: [align=center][size=5][b]Principles of Embedded Computer System Design[/b][/size][/align] [align=left][size=4]With the rapid development of electronic technology, for electronic engineers, there are v...; tiankai001 Download Centre

NIOS II development learning experience and methods: The popularity of FPGA applications and the flexibility of NIOS II system have attracted more and more people to learn and use it. We are very happy and encouraged. The forum has become a place for co...; fengfeng FPGA/CPLD

nrf2401 suddenly broke down. Please help me if you encounter this problem.: It's like this. After I successfully debugged nrf2401, I accidentally removed the VCC power line of nrf2401 at the receiving end. After I connected VCC, the successful experimental phenomenon disappea...; wanyisq Microcontroller MCU

How to enhance the anti-static ESD function of PCB copy board: In the design of PCB boards, the anti-ESD design of PCBs can be achieved through layering, proper layout and installation. In the design process, most design modifications can be limited to adding or ...; yuandayuan6999 PCB Design

I used FPGA to detect temperature with DHT11, but why did it report an error when running?: I originally planned to use FPGA to write a small function to detect the temperature with DHT11 and display it. After writing it, the program reported an error and I couldn’t find out why it was wrong...; chibizhentan FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components