EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3Q001EG-0140CDI8

Description
Programmable Oscillators
CategoryPassive components   
File Size170KB,21 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8N3Q001EG-0140CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3Q001EG-0140CDI8 - - View Buy Now

8N3Q001EG-0140CDI8 Overview

Programmable Oscillators

8N3Q001EG-0140CDI8 Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology, Inc.)
Product CategoryProgrammable Oscillators
ProductXO
Quad-Frequency Programmable XO IDT8N3Q001 REV G
DATA SHEET
General Description
The IDT8N3Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum of high clock frequency and low phase noise
performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x
7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N3Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL M and N divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVPECL clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.244ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.265ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
V
EE
3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
CC
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N3Q001
10-lead Ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N3Q001GCD REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
What is the use of this circuit? The input of the previous stage is the level of the comparator output
74LV is a single Schmitt trigger inverter...
西里古1992 Circuit Observation Room
I would like to ask: How can I query the data collected by many nodes in the ZigBee network in real time by logging into the web page? And which...
I would like to ask: How can I query the data collected by many nodes in the ZigBee network in real time by logging into the web page? What knowledge is related to this? I want to do this. I can alrea...
ywzq RF/Wirelessly
MSP430, signal analysis and processing, PCB board debugging
In the picture: 1 represents the fire1 signal from the tdc-gp2 chip, 2 represents the output signal of the COM port of the max4516 chip, 3 represents the trans signal from the tdc-gp2 chip,Question: I...
爆破鬼才 PCB Design
How to achieve the delayed output of millisecond pulse sequence?
When designing a trigger circuit, I need to delay a pulse sequence in milliseconds before outputting it. How can I achieve this using hardware? Thank you!...
vitashmily Analog electronics
The main power drive edge is less than 1uS
This part was originally debugged by xu__changhua , but recently xu__changhua can no longer continue to work on it for some reason. And we don't have his debugging data, so we need to start from the b...
dontium DIY/Open Source Hardware
Can anyone tell me how the BIOS maps the memory on the PCI card to the main memory?
It would be best if you can provide the source code, thank you....
DIDADI Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 478  2170  1404  2435  786  10  44  29  50  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号