EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4QV01EG-0148CDI

Description
Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR
CategoryPassive components   
File Size329KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8N4QV01EG-0148CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4QV01EG-0148CDI - - View Buy Now

8N4QV01EG-0148CDI Overview

Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR

8N4QV01EG-0148CDI Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology, Inc.)
Product CategoryProgrammable Oscillators
RoHSN
ProductVCXO
Package / Case7 mm x 5 mm x 1.55 mm
Length7 mm
Width5 mm
PackagingTube
Factory Pack Quantity364
Unit Weight0.006562 oz
Quad-Frequency Programmable
VCXO
General Description
The IDT8N4QV01 is a Quad-Frequency Programmable VCXO with
very flexible frequency and pull-range programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum of high clock frequency and low phase noise
performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead ceramic 5mm x
7mm x 1.55mm package.
Besides the 4 default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4QV01 can be programmed via the I
2
C
interface to any output clock frequency between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷N (N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL, P, M and N divider registers (P, MINT, MFRAC and
N), reprogramming those registers to other frequencies under
control of FSEL0 and FSEL1 is supported. The extended
temperature range supports wireless infrastructure, tele-
communication and networking end equipment requirements.
IDT8N4QV01 REV G
DATASHEET
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order codes),
re-programmable by I
2
C
I
2
C programming interface for the output clock frequency, APR
and internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
Absolute pull-range (APR) programmable from ±4.5ppm to
±754.5ppm
One 2.5V or 3.3V LVDS differential clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.494ps
(typical)
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.594ps (typical)
2.5V or 3.3V supply voltage modes
-40°C to 85°C ambient operating temperature
Lead-free (RoHS 6) packaging
Block Diagram
OSC
114.285 MHz
÷MINT,
MFRAC
2
VC
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock
®
NG
VCO
1950-2600MHz
÷N
Q
nQ
VC 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
A/D
7
25
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
7
IDT8N4QV01 REV G DATA SHEET
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4QV01GCD REVISION A MARCH 11, 2014
1
©2014 Integrated Device Technology, Inc.
ARM GPS Navigation System Solution
In February 2007, China's navigation satellite "Beidou" was successfully launched in Sichuan. This is the fourth navigation satellite launched by my country, forming China's own navigation satellite s...
maker ARM Technology
Who has a C++ package for sqlce 3.5?
To access the database in wince6, oledb is too complicated. Is there a packaged class in October that can be called? Email: happy5217744@yahoo.com.cn...
wildaz Embedded System
altera opencl platform build aocl diagnose failed
I have a problem with the opencl platform. I would like to ask my friends for help. I am using the arria 10 platform, the hardware architecture of fpga+ddr3+pcie. qii version 15.1 pro sdk 15.1. After ...
kdfeifeng FPGA/CPLD
When compiling a program with keil c, different results will appear when selecting small mode and compact mode respectively.
The same code gives one result when using small mode and another result when using compact mode. Could an expert please give me some advice on what's going on?...
boyeexie Embedded System
Great people who have used CC1101, come in~~
I'm tuning CC1101 recently... Now there is a problem, the array sent is TX_Buf[9]={1,2,3,4,5,6,7,8,9}; the transmitter will send 1 data size byte + TX_Buf[9] + 2 CRC and RSSI bits, a total of 12 bits....
zgbkdlm Microcontroller MCU
Questions about the TIMER0 and TIMER1 clocks of the GD32F303 chip
In the clock tree of GD32F303 in the chip manual, we can find that the clock frequency of TIMER0 is 120MHz, and that of TIMER1 is 60MHz. However, in the official routines, the clocks of timer0 and tim...
nizhi12345 GD32 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 27  1190  130  232  2405  1  24  3  5  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号