EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4Q001KG-0097CDI

Description
Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR
CategoryPassive components   
File Size163KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8N4Q001KG-0097CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4Q001KG-0097CDI - - View Buy Now

8N4Q001KG-0097CDI Overview

Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR

8N4Q001KG-0097CDI Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology, Inc.)
Product CategoryProgrammable Oscillators
RoHSN
ProductXO
Package / Case7 mm x 5 mm x 1.55 mm
Length7 mm
Width5 mm
PackagingTube
Factory Pack Quantity364
Unit Weight0.006562 oz
Quad-Frequency Programmable XO IDT8N4Q001 REV G
DATA SHEET
General Description
The IDT8N4Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum high clock frequency and low phase noise performance.
The device accepts 2.5V or 3.3V supply and is packaged in a small,
lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to four
independent PLL divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVDS clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N4Q001
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4Q001GCD
REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
A strange phenomenon about LM358 as a comparator
Phenomenon: The comparison threshold voltage is different, and the rate of change of the output voltage is different The picture below is the circuit, R7 has been removed The yellow line below is the ...
sfcsdc Analog electronics
Is there a minimum system version of 9B96?
[i=s] This post was last edited by paulhyde on 2014-9-15 09:04 [/i] I want to use 9b96 for the national competition in September, but I need to draw the minimum system board myself. I need help from a...
jayce Electronics Design Contest
Method for realizing high power density secondary module
[p=20, null, left][font=Verdana, sans-serif][size=4][color=#000000][backcolor=white]The high power density secondary power supply module is one of the fastest growing power supply products. For DC/DC ...
wstt Power technology
Please help me, my Pocket PC 2003 cannot run. What's the problem?
I installed the following packages according to the steps: Activesync--eVC4--sp3--pocket PC2003SDK (I installed it this way before, it was completely OK, and I also made software for PDA). There were ...
hufangger Embedded System
ALTERA-MODESIM simulation error
The functional simulation is correct when using ALTERA-MODESIM, but the following errors occur in the timing simulation: # ** Error: (vsim-SDF-3250) text_v.sdo(39): Failed to find INSTANCE '\a[0]~I '....
火箭_1991 FPGA/CPLD
Switching Power Supply
Can anyone help me figure out what's wrong with this circuit? I used 494 to build a MOS tube and added a 2104 in the middle...
YJJ盛夏 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1076  2196  1868  2154  344  22  45  38  44  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号