EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT3372AI-2E2-25EY22.000000Y

Description
LVDS Output Clock Oscillator, 22MHz Nom, QFN-6
CategoryPassive components    oscillator   
File Size486KB,16 Pages
ManufacturerSiTime
Download Datasheet Parametric View All

SIT3372AI-2E2-25EY22.000000Y Overview

LVDS Output Clock Oscillator, 22MHz Nom, QFN-6

SIT3372AI-2E2-25EY22.000000Y Parametric

Parameter NameAttribute value
MakerSiTime
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; TR
Maximum control voltage2.25 V
Minimum control voltage0.25 V
maximum descent time0.47 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate800 ppm
frequency stability25%
JESD-609 codee4
linearity1%
Installation featuresSURFACE MOUNT
Nominal operating frequency22 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Output load50 OHM
physical size7.1mm x 5.1mm x 0.9mm
longest rise time0.47 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Base Number Matches1
SiT3372
1 MHz to 220 MHz Ultra-low Jitter Differential VCXO
Features
Any frequency between 1 MHz and 220 MHz accurate to 6
decimal places
Widest pull range options: ±25, ±50, ±80, ±100, ±150, ±200,
±400, ±800, ±1600, ±3200 ppm
0.23 ps RMS phase jitter (typ) over 12 kHz to 20 MHz
bandwidth
Wide temperature range support from -40°C to 105°C
Industry-standard packages: 7.0 x 5.0 mm, 5.0 x 3.2 mm,
3.2 x 2.5 mm packages
For frequencies 220.000001 MHz to 720 MHz, refer to
SiT3373
Applications
Cable Modem Termination System (CMTS), Video,
Broadcasting System, Audio, Industrial Sensors,
Remote Radio Head (RRH)
SATA, SAS, 10Gbps Ethernet, Fibre Channel,
PCI-Express
Electrical Characteristics
Table 1. Electrical Characteristics – Common to LVPECL, LVDS and HCSL
All Min and Max limits in the Electrical Characteristics tables are specified over temperature and rated operating voltage with standard
output termination show in the termination diagrams. Typical values are at 25°C and nominal supply voltage.
Parameter
Output Frequency Range
Frequency Stability
Symbol
f
F_stab
Min.
1
-15
-25
-35
-50
Operating Temperature Range
T_use
-20
-40
-40
-40
Supply Voltage
Vdd
2.97
2.7
2.52
2.25
Pull Range
PR
Typ.
3.3
3.0
2.8
2.5
Max.
220
+15
+25
+35
+50
+70
+85
+95
+105
3.63
3.3
3.08
2.75
Unit
MHz
ppm
ppm
ppm
ppm
°C
°C
°C
°C
V
V
V
V
ppm
See the APR (Absolute Pull Range)
Table 11.
Contact
SiTime
for custom pull range options.
Voltage at which maximum frequency deviation is guaranteed
Voltage at which minimum frequency deviation is guaranteed
Contact
SiTime
for other input bandwidth options
Extended Industrial
Extended Commercial
Industrial.
Condition
Accurate to 6 decimal places
Inclusive of initial tolerance, operating temperature, rated power
supply voltage, load variations, and first year aging at 25°C.
Contact
SiTime
for ±15 ppm.
Frequency Range
Frequency Stability
Temperature Range
Supply Voltage
Voltage Control Characteristics
±25, ±50, ±80, ±100, ±150,
±200, ±400, ±800, ±1600,
±3200
90%
10
10
10%
1.0
Input Characteristics
Input Voltage High
Input Voltage Low
Input Pull-up Impedance
Duty Cycle
Startup Time
OE Enable/Disable Time
VIH
VIL
Z_in
DC
T_start
T_oe
70%
45
100
30%
-
55
3.0
3.8
Vdd
Vdd
kΩ
%
ms
µs
Measured from the time Vdd reaches its rated minimum value.
f = 156.25 MHz. Measured from the time OE pin reaches
rated VIH and VIL to the time clock pins reach 90% of swing
and high-Z. See
Figure 7
and
Figure 8
Pin 2, OE
Pin 2, OE
Pin 2, OE logic high or logic low
Upper Control Voltage
Lower Control Voltage
Control Voltage Input Impedance
Control Voltage Input Bandwidth
Pull Range Linearity
Frequency Change Polarity
VC_U
VC_L
VC_z
V_c
Lin
Vdd
Vdd
MΩ
kHz
%
Positive Slope
Output Characteristics
Startup and OE Timing
Rev 1.03
May 10, 2018
www.sitime.com
DS1302 clock + DS18B20 + wireless remote control application
[i=s] This post was last edited by paulhyde on 2014-9-15 03:35 [/i] DS1302 clock + DS18B20 + wireless remote control application...
天天向上cxb Electronics Design Contest
Synchronization issues
There is such a module, module Mux( input clk_1, input data_clk1, input clk_2, input data_clk2, input clk_3, input select_clk3, output data_out ); endmodule data_clk1, in the clk_1 clock domain, data_...
eeleader FPGA/CPLD
Transform the DC power supply I designed 0-30V 0-5A VFD dual display DC power supply voltage meter
[i=s]This post was last edited by ylyfxzsx on 2014-10-24 23:21[/i] The accuracy and display of the built-in meter of Longwei's DC power supply are really not satisfactory, so I showed my DIY spirit an...
ylyfxzsx Creative Market
How to transmit binary data packets via serial port
The device currently has only one serial port (uart0), which is used to output the system's debug information. Now I want to use this port to send binary data packets to communicate with a program on ...
liangzuolin Embedded System
Mastering Switching Power Supply Design (High-Resolution Scan Bookmark Version)
[color=black][color=#444444]Book Series: Turing Electronics and Electrical Engineering Series[/color] [b]Author: [/b][b] Sanjaya Maniktala (USA), translated by Wang Zhiqiang et al.[/b][/color] Transla...
qwqwqw2088 Power technology
Is there any telnet client software code under WinCE
The telnet client code developed by VC#.net for WinCE is not enough. Can you add more urgently? Thank you...
Horace88 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 733  2222  1371  1850  2854  15  45  28  38  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号