EEWORLDEEWORLDEEWORLD

Part Number

Search

DTS20W17-26BD

Description
SQUARE FLANGE RECEPTACLE
CategoryThe connector   
File Size890KB,6 Pages
ManufacturerTE Connectivity
Websitehttp://www.te.com
Download Datasheet Parametric View All

DTS20W17-26BD Online Shopping

Suppliers Part Number Price MOQ In stock  
DTS20W17-26BD - - View Buy Now

DTS20W17-26BD Overview

SQUARE FLANGE RECEPTACLE

DTS20W17-26BD Parametric

Parameter NameAttribute value
Connector Systemline to panel, line to panel
Sealableyes
Connectors and terminals terminate toWires and cables
Housing size17
shieldyes
Connector typefemale end, female end
Housing typeSquare flange female end
Number of Positions26
Number of power supply locations0
Number of signal positions26
Pre-installedno
Shell plating materialCadmium, outer diameter
Shell materialAluminum 6061-T6
Insulation MaterialsHard dielectric/silica gel
Sealedno
Contact Current Rating (Max) (A)7.5
reverse polarityno
Terminal layout17 – 26
Terminal typeLess Socket
Connector mounting typePanel
polar codeD
Joint alignment typekeying
joint fixationwith
Location monitoringTiming
Cable size.2 – .52 mm² [ 24 – 20 AWG ]
Working group temperature range-65 – 200 °C [ -85 – 392 °F ]
Circuit ApplicationSignal
DEUTSCH
MIL-DTL-38999
SERIES III
CONNECTORS
QUICK REFERENCE GUIDE
Wide Range
• Mil spec, commercial, and composite
TE DEUTSCH MIL-DTL-38999
SERIES III CONNECTORS
RUGGED, HARSH ENVIRONMENT
SUBMINIATURE CONNECTORS
• Full line of finishes, including black zinc nickel and PTFE nickel
High Performance
• Environmentally sealed
AEROSPACE, DEFENSE & MARINE
/// DEUTSCH MIL-DTL-38999 SERIES III CONNECTORS QRG
[I contribute to the XILINX Resource Center] XILINX University Program Application Guide
XLINX University Program Application Guide First, apply for an ID at XILINX, then log in and go to http://www.xilinx.com/univ/xup/ubroch/qform.htm to fill in the form...
wanghongyang FPGA/CPLD
About LVTTL3.3V and LVCMOS3.3V
There are two levels in FPGA/CPLD, LVTTL3.3V and LVCMOS3.3V. I don’t know what the specific difference between these two is? From the perspective of the high and low levels of the output ground, they ...
771235870 FPGA/CPLD
C program example for floating point to fixed point conversion
We use an example to illustrate the method of converting C programs from floating point to fixed point. This is a C language program that performs low-pass filtering on speech signals (0.3~3.4kHz). Th...
Jacktang DSP and ARM Processors
C6678 multi-core DSP development - connected domain marking of vlib application
Edge detection is the preparatory work for feature recognition. In fact, the typical image processing process needs to mark the connected domain before edge detection, obtain a certain figure on the i...
fish001 DSP and ARM Processors
Regarding the F28035 ADC issue.
I have the following questions about TI's SPRZ295J document (TMS320F2803x Piccolo MCU Silicon Errata):1. If SOC0~3 are configured as "simultaneous sampling", that is, SOC0 and SOC1 are a pair, and SOC...
dontium Microcontroller MCU
The following items should be noted in the design of TMS320F28335 system
The following points should be noted in the design: (1) The clock circuit uses an internal crystal oscillator. When configuring the circuit, it should be placed as close to the TMS320F28335 as possibl...
灞波儿奔 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2073  1524  2592  2229  2722  42  31  53  45  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号