RSB3RM312226 datasheet, PDF - EEWORLD Datasheet

RSB3RM312226: Description15A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK; CategoryThe connector; File Size166KB，3 Pages; ManufacturerTE Connectivity; Websitehttp://www.te.com

Download Datasheet Parametric View All

RSB3RM312226 Overview

15A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK

Parameter Name	Attribute value
Objectid	1627957794
Reach Compliance Code	unknown
ECCN code	EAR99
Fastening method	SCREW
Installation type	BOARD
Number of layers	1
Rows	1
Number of channels	3
Rated current	15 A
Rated voltage	300 V
safety certificate	CSA; UL
Terminal and terminal strip types	BARRIER STRIP TERMINAL BLOCK
Wire gauge	14 AWG

Wince RAS dial-up property settings: I created a cmnet in Wince for GPRS dial-up connection, but the default dial-up location in the connection properties is "Work", which will cause an extra "9" to appear before the dial-up number, turn...; lsbhjl Embedded System

The data read out by the sdram controller written by a privileged classmate are all FF?: I'm using an sdram controller written by a privileged classmate recently, but the data read out of the serial port is all FF. I don't know where the error is? Friends who have never used it to debug i...; baoluo8663 FPGA/CPLD

Problems with the use of lstAdd!: SESSION_POS_S *pTestpos1, *pTestpos2, *pTestpos3, *pPos; LIST *pMyList = NULL; int NodeIndex = 0; DPRINT("-------- lstAdd test-------"); pMyList == (LIST*)pro_malloc(sizeof(LIST)); lstInit((LIST*)pMyL...; glj1001 Embedded System

I forgot again, do the pull-up and pull-down resistors still work in the output state?: I forgot again, does the pull-up and pull-down resistors still work in the output state? If the IO port is set as output and the pull-up and pull-down resistors are enabled, does it work?...; wangfuchong Microcontroller MCU

Experts, please help me look at this program: #includereg51.h // Header file containing 51 MCU register definitions unsigned char code Tab[ ]={0xc0,0xf9,0xa4,0xb0,0x99,0x92,0x82,0xf8,0x80,0x90}; // Segment code of numbers 0~9 unsigned char int_ti...; 飞利浦 51mcu

Verilog HDL signal types are inconsistent: module main ( ....); wire clk1MHz; // Generate 1MHz clock waveform // Input is 20MHz clock clock_divider instT1MHz ( .rst_n(rst_n), .clk_in(clk), .clk_out(clk1MHz)); endmodule ////////////////////////...; anstxfw FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components