EEWORLDEEWORLDEEWORLD

Part Number

Search

0603B392M100CR

Description
Ceramic Capacitor, Multilayer, Ceramic, 10V, 20% +Tol, 20% -Tol, X7R, 15% TC, 0.0039uF, Surface Mount, 0603, CHIP, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size903KB,16 Pages
ManufacturerWalsin Technology Corporation
Environmental Compliance
Download Datasheet Parametric View All

0603B392M100CR Overview

Ceramic Capacitor, Multilayer, Ceramic, 10V, 20% +Tol, 20% -Tol, X7R, 15% TC, 0.0039uF, Surface Mount, 0603, CHIP, ROHS COMPLIANT

0603B392M100CR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerWalsin Technology Corporation
package instruction, 0603
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.0039 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.8 mm
JESD-609 codee3
length1.6 mm
Manufacturer's serial number0603
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingTR, PAPER, 7 INCH
positive tolerance20%
Rated (DC) voltage (URdc)10 V
seriesSIZE(GENERAL)
size code0603
surface mountYES
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
width0.8 mm
Base Number Matches1
Approval sheet
General Purpose Capacitors
MULTILAYER CERAMIC CAPACITORS
General Purpose Series (10V to 100V)
0402 to 1812 Sizes
NP0, X7R & Y5V Dielectrics
RoHS Compliance
*Contents in this sheet are subject to change without prior notice.
Page 1 of 16
ASC_General Purpose_001R_AS
Oct. 2012
This is a board made with Spartan-6 chips. Please take a look at it first.
Currently there are only silk screen pictures, enjoy them first.I don't know if anyone has done it in the forum, share it with you [[i] This post was last edited by gauson on 2009-12-16 11:00 [/i]]...
gauson FPGA/CPLD
Why use CPLD or FPGA?
I want to expand an AD chip for DSP, and the sampling rate is required to be about 10M. I see many people on the Internet use FPGA or CPLD for external AD. But if the AD is a parallel port, then the d...
mrwoshishei FPGA/CPLD
Starting with the Camera - Introduction to Advanced Driver Assistance System Solutions Series
In recent years, with the continuous improvement of people's demand for driving safety, the continuous maturity of advanced driver assistance system (ADAS) related technologies, and the rapid developm...
zqy1111 TI Technology Forum
Simplify Isolated Current and Voltage Sensing Designs with Single-Supply Isolation Amplifiers and ADCs
We all need an "it" in areas such as protecting personnel, noise immunity, and handling ground potential differences between subsystems. You can design "it" in applications such as motor drives, solar...
alan000345 Analogue and Mixed Signal
PCB design specifications - layout instructions (with pictures) must be read
PCB design is complicated, and various unexpected factors frequently affect the achievement of the overall plan. How can we tame the scattered components with different personalities? How can we draw ...
捷配pcb打样工厂 PCB Design
FPGA Example: First-hand Experience that Can Be Directly Used in Engineering Projects
Preface Part I Basic Knowledge Chapter 1 Overview of FPGA Development 2 1.1 Introduction to FPGA Basics 2 1.2 Advantages and Limitations of FPGA 6 1.3 Skills Required for FPGA Development 7 FPGA Appli...
白丁 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1079  1295  2697  2136  1870  22  27  55  44  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号