HYMD2327268-L datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> HYMD2327268-L

HYMD2327268-L: DescriptionDDR DRAM Module, 32MX72, 0.8ns, CMOS, 5.250 X 1.250 X 0.150 INCH, DIMM-184; Categorystorage storage; File Size224KB，16 Pages; ManufacturerSK Hynix; Websitehttp://www.hynix.com/eng/

Download Datasheet Parametric Compare View All

HYMD2327268-L Overview

DDR DRAM Module, 32MX72, 0.8ns, CMOS, 5.250 X 1.250 X 0.150 INCH, DIMM-184

HYMD2327268-L Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	SK Hynix
Parts packaging code	DIMM
package instruction	DIMM, DIMM184
Contacts	184
Reach Compliance Code	compliant
ECCN code	EAR99
access mode	SINGLE BANK PAGE BURST
Maximum access time	0.8 ns
Other features	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	100 MHz
I/O type	COMMON
JESD-30 code	R-XDMA-N184
memory density	2415919104 bit
Memory IC Type	DDR DRAM MODULE
memory width	72
Number of functions	1
Number of ports	1
Number of terminals	184
word count	33554432 words
character code	32000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	32MX72
Output characteristics	3-STATE
Package body material	UNSPECIFIED
encapsulated code	DIMM
Encapsulate equivalent code	DIMM184
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	2.5 V
Certification status	Not Qualified
refresh cycle	8192
self refresh	YES
Maximum supply voltage (Vsup)	2.7 V
Minimum supply voltage (Vsup)	2.3 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	NO LEAD
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Base Number Matches	1

Preview

Download Datasheet

View All

32Mx72 bits

Unbuffered DDR SDRAM DIMM

HYMD232726(L)8-K/H/L

DESCRIPTION

Hynix HYMD232726(L)8-K/H/L series is unbuffered 184-pin double data rate Synchronous DRAM Dual In-Line Mem-

ory Modules (DIMMs) which are organized as 32Mx72 high-speed memory arrays. Hynix HYMD232726(L)8-K/H/L

series consists of nine 32Mx8 DDR SDRAM in 400mil TSOP II packages on a 184pin glass-epoxy substrate. Hynix

HYMD232726(L)8-K/H/L series provide a high performance 8-byte interface in 5.25" width form factor of industry stan-

dard. It is suitable for easy interchange and addition.

Hynix HYMD232726(L)8-K/H/L series is designed for high speed of up to 133MHz and offers fully synchronous opera-

tions referenced to both rising and falling edges of differential clock inputs. While all addresses and control inputs are

latched on the rising edges of the clock, Data, Data strobes and Write data masks inputs are sampled on both rising

and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high bandwidth. All

input and output voltage levels are compatible with SSTL_2. High speed frequencies, programmable latencies and

burst lengths allow variety of device operation in high performance memory system.

Hynix HYMD232726(L)8-K/H/L series incorporates SPD(serial presence detect). Serial presence detect function is

implemented via a serial 2,048-bit EEPROM. The first 128 bytes of serial PD data are programmed by Hynix to identify

DIMM type, capacity and other the information of DIMM and the last 128 bytes are available to the customer.

FEATURES

•

256MB (32M x 72) Unbuffered DDR DIMM based on

32Mx8 DDR SDRAM

JEDEC Standard 184-pin dual in-line memory mod-

ule (DIMM)

Error Check Correction (ECC) Capability

2.5V +/- 0.2V VDD and VDDQ Power supply

All inputs and outputs are compatible with SSTL_2

interface

Fully differential clock operations (CK & /CK) with

100MHz/125MHz/133MHz

All addresses and control inputs except Data, Data

strobes and Data masks latched on the rising edges

of the clock

•

Data(DQ), Data strobes and Write masks latched on

both rising and falling edges of the clock

Data inputs on DQS centers when write (centered

DQ)

Data strobes synchronized with output data for read

and input data for write

Programmable CAS Latency 2 / 2.5 / 3 supported

Programmable Burst Length 2 / 4 / 8 with both

sequential and interleave mode

tRAS Lock-out function supported

Internal four bank operations with single pulsed RAS

Auto refresh and self refresh supported

8192 refresh cycles / 64ms

ORDERING INFORMATION

Part No.

HYMD232726(L)8-K

HYMD232726(L)8-H

HYMD232726(L)8-L

=2.5V

DDQ

=2.5V

Power Supply

Clock Frequency

133MHz (*DDR266A)

133MHz (*DDR266B)

100MHz (*DDR200)

Interface

Form Factor

184pin Unbuffered DIMM

5.25 x 1.25 x 0.15 inch

SSTL_2

* JEDEC Defined Specifications compliant

This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any

responsibility for use of circuits described. No patent licenses are implied.

Rev. 0.5/Oct. 02

HYMD2327268-L Related Products

	HYMD2327268-L	HYMD232726L8-K	HYMD2327268-H	HYMD2327268-K	HYMD232726L8-H	HYMD232726L8-L
Description	DDR DRAM Module, 32MX72, 0.8ns, CMOS, 5.250 X 1.250 X 0.150 INCH, DIMM-184	DDR DRAM Module, 32MX72, 0.75ns, CMOS, 5.250 X 1.250 X 0.150 INCH, DIMM-184	DDR DRAM Module, 32MX72, 0.75ns, CMOS, 5.250 X 1.250 X 0.150 INCH, DIMM-184	DDR DRAM Module, 32MX72, 0.75ns, CMOS, 5.250 X 1.250 X 0.150 INCH, DIMM-184	DDR DRAM Module, 32MX72, 0.75ns, CMOS, 5.250 X 1.250 X 0.150 INCH, DIMM-184	DDR DRAM Module, 32MX72, 0.8ns, CMOS, 5.250 X 1.250 X 0.150 INCH, DIMM-184
Maker	SK Hynix	SK Hynix	SK Hynix	SK Hynix	SK Hynix	SK Hynix
Parts packaging code	DIMM	DIMM	DIMM	DIMM	DIMM	DIMM
package instruction	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184
Contacts	184	184	184	184	184	184
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant	compliant
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
access mode	SINGLE BANK PAGE BURST	SINGLE BANK PAGE BURST	SINGLE BANK PAGE BURST	SINGLE BANK PAGE BURST	SINGLE BANK PAGE BURST	SINGLE BANK PAGE BURST
Maximum access time	0.8 ns	0.75 ns	0.75 ns	0.75 ns	0.75 ns	0.8 ns
Other features	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	100 MHz	133 MHz	133 MHz	133 MHz	133 MHz	100 MHz
I/O type	COMMON	COMMON	COMMON	COMMON	COMMON	COMMON
JESD-30 code	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184
memory density	2415919104 bit	2415919104 bit	2415919104 bit	2415919104 bit	2415919104 bit	2415919104 bit
Memory IC Type	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE
memory width	72	72	72	72	72	72
Number of functions	1	1	1	1	1	1
Number of ports	1	1	1	1	1	1
Number of terminals	184	184	184	184	184	184
word count	33554432 words	33554432 words	33554432 words	33554432 words	33554432 words	33554432 words
character code	32000000	32000000	32000000	32000000	32000000	32000000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
organize	32MX72	32MX72	32MX72	32MX72	32MX72	32MX72
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Package body material	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED
encapsulated code	DIMM	DIMM	DIMM	DIMM	DIMM	DIMM
Encapsulate equivalent code	DIMM184	DIMM184	DIMM184	DIMM184	DIMM184	DIMM184
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY
power supply	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
refresh cycle	8192	8192	8192	8192	8192	8192
self refresh	YES	YES	YES	YES	YES	YES
Maximum supply voltage (Vsup)	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V
Minimum supply voltage (Vsup)	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V
Nominal supply voltage (Vsup)	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V
surface mount	NO	NO	NO	NO	NO	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal form	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Base Number Matches	1	1	1	1	-	-

Recommended Resources

Copier light soft start circuit

Silicon temperature A/D converter circuit

KTY84 temperature sensor 5V power supply circuit

The most practical basic diagram circuit 34 - voltage leakage protection circuit

Programmable pulse width generation circuit

Underground metal pipeline direction positioning alarm circuit

Design of a Frequency Shift Keying Wireless Modem: introductionAs an important component of wireless measurement and control systems, wireless modems need to have the characteristics of high speed, high reliability, and small package size. Some existi...; Aguilera RF/Wirelessly

Two ADCs collect two signal sources. If one of them is not commented out in the program, the two sets of detected signals will always...: [i=s] This post was last edited by YZW977 on 2018-4-19 11:51[/i] The following is the ADC initialization and conversion program u16 ADCResult(u8 ch) { u16 Result; P1ASF = 0x80; //Set P17 The bit is th...; YZW977 51mcu

Find the main functions that ep2c8q208c8 can accomplish: I'm new to FPGA and I'm still illiterate. Please help me....; 一路为将来 FPGA/CPLD

Xintang arm9-ejs development board 200 yuan: The W90P950 development board adopts a one-board design, a 6-layer PCB structure, and a size of only 80×90mm, which is convenient for customers to carry, debug and measure. The design strictly follows...; osoon2008 Buy&Sell

Using SDFlash to burn F28016 prompts that it cannot connect: [i=s]This post was last edited by woodenbox on 2013-12-25 17:23[/i] RT, I have set up everything according to the online tutorial, but when burning, it prompts "Failed connection to the target". There...; woodenbox Microcontroller MCU

FAQ: How to design an efficient and reliable USB PD power supply in minutes - PI Expert step-by-step tutorial: Live Topic : How to Complete Efficient and Reliable USB PD Power Design in Minutes—PI Expert Step-by-Step Tutorialbrief introduction: The design of USB PD charger/power supply faces some challenges du...; EEWORLD社区 Power technology

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components