CEP02N6/CEB02N6
CEI02N6/CEF02N6
Electrical Characteristics
Parameter
Off Characteristics
Drain-Source Breakdown Voltage
Zero Gate Voltage Drain Current
Gate Body Leakage Current, Forward
Gate Body Leakage Current, Reverse
On Characteristics
b
Gate Threshold Voltage
Static Drain-Source
On-Resistance
Forward Transconductance
Dynamic Characteristics
c
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
Switching Characteristics
Turn-On Delay Time
Turn-On Rise Time
Turn-Off Delay Time
Turn-Off Fall Time
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
Drain-Source Diode Forward Current
Drain-Source Diode Forward Voltage
b
c
Tc = 25 C unless otherwise noted
Symbol
BV
DSS
I
DSS
I
GSSF
I
GSSR
V
GS(th)
R
DS(on)
g
FS
C
iss
C
oss
C
rss
t
d(on)
t
r
t
d(off)
t
f
Q
g
Q
gs
Q
gd
I
S
g
V
SD
V
GS
= 0V, I
S
= 2A
h
Test Condition
V
GS
= 0V, I
D
= 250µA
V
DS
= 600V, V
GS
= 0V
V
GS
= 30V, V
DS
= 0V
V
GS
= -30V, V
DS
= 0V
V
GS
= V
DS
, I
D
= 250µA
V
GS
= 10V, I
D
= 1A
V
DS
= 50V, I
D
= 1A
Min
600
Typ
Max
Units
V
4
25
100
-100
2
3.8
1.2
250
50
30
18
35
35
90
40
25
4
5.0
µA
nA
nA
V
Ω
S
pF
pF
pF
ns
ns
ns
ns
nC
nC
nC
V
DS
= 25V, V
GS
= 0V,
f = 1.0 MHz
V
DD
= 300V, I
D
= 2A,
V
GS
= 10V, R
GEN
= 18Ω
18
50
16
20
2
12
V
DS
= 480V, I
D
= 2A,
V
GS
= 10V
Drain-Source Diode Characteristics and Maximun Ratings
2
1.5
A
V
Notes :
a.Repetitive Rating : Pulse width limited by maximum junction temperature .
b.Pulse Test : Pulse Width < 300µs, Duty Cycle < 2% .
c.Guaranteed by design, not subject to production testing.
d.L =60mH, I
AS
=2.0A, V
DD
= 50V, R
G
= 25Ω, Starting T
J
= 25 C .
e.Limited only by maximum temperature allowed .
f .Pulse width limited by safe operating area .
g.Full package I
S(max)
= 1.5A .
h.Full package V
SD
test condition I
S
= 1.5A .
4-3
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
