EEWORLDEEWORLDEEWORLD

Part Number

Search

ASTMUPLDV-33-150.000MHZ-EJ-E

Description
LVDS Output Clock Oscillator,
CategoryPassive components    oscillator   
File Size3MB,6 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance
Download Datasheet Parametric View All

ASTMUPLDV-33-150.000MHZ-EJ-E Overview

LVDS Output Clock Oscillator,

ASTMUPLDV-33-150.000MHZ-EJ-E Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAbracon
package instructionSMD, 6 PIN
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; BULK
maximum descent time0.7 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
Installation featuresSURFACE MOUNT
Nominal operating frequency150 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeLVDS
Output load100 OHM
physical size7.0mm x 5.0mm x 0.9mm
longest rise time0.7 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Base Number Matches1
High Performance, Programmable LVDS SMD MEMS Oscillator
ASTMUPLD
FEATURES:
Moisture Sensitivity Level (MSL) – 1
ASTMUPL
D
ESD Sensitive
Pb
RoHS/RoHS II compliant
3.2 x 2.5 x 0.75mm;
5.0 x 3.2 x 0.75mm;
7.0 x 5.0 x 0.9mm
• Industry Standard package sizes: 3.2 x 2.5 x 0.75mm,
5 x 3.2 x 0.75mm, 7.0 x 5.0 x 0.9mm
• Any frequency between 1MHz and 625MHz
• Supply Voltage options: 3.3V, 2.8V, 1.8V, 2.25V~3.63V
• Ultra-low RMS phase jitter: 0.6ps typ.
(@156.25MHz, integration bandwidth: 12kHz to 20MHz)
• Frequency Stability options: ±10ppm, ±20ppm, ±25ppm,
±50ppm over -20 to +70°C and -40 to +85°C
• High Performance MEMS Technology by SiTime
• 10GB Ethernet, SONET, SATA, SAS, Fiber Channel, PCI Express
• Storage
• Servers
• Networking
• Telecom
• Instrumentation
• Harsh environment (vibration, shock-prone and humid)
APPLICATIONS:
STANDARD SPECIFICATIONS:
Parameters
Output Frequency Range (F)
Min
1
-10
-20
-25
-50
-20
-40
-2
-5
1.71
Supply Voltage (V
dd
)
2.25
2.97
2.25
70%*V
dd
1.8
2.5
3.3
-
Typ
Max
625
+10
+20
+25
+50
+70
+85
+2
+5
1.89
2.75
3.63
3.63
30%*V
dd
100
2
6
6
45
LVDS
47
55
35
1
100
mA
mA
µA
µA
Excluding load termination current,
V
dd
=2.5V or 3.3V
OE=Low
OE=Low
ST =Low, for all V
dd
Unit
MHz
Notes
See Note 1 for Frequencies not
supported
Inclusive of initial tolerance at 25°C,
and variations over operating
temperature, rated power supply
voltage and load
Option “E”
Option “L”
Frequency Stability (F
stab
)
ppm
Operating Temperature Range (T
use
)
Aging@25°C
1
st
year
10 years
°C
ppm
Option “18”
(for 1MHz~220MHz only)
V
Option “25”
Option “33”
Option “Blank” (default)
Pin 1
Pin 1
Pin 1, OE logic high or logic low,
ST
logic high
Pin 1, ST logic low
Measured from the time V
dd
reaches its
rated minimum value
In standby mode. Measured from the
time ST pin crosses 50% threshold
Input High Voltage(V
IH
)
Input Low Voltage(V
IL
)
Input Pull-up Impedance ( Z
in
)
Startup Time (T
start
)
Resume Time ( T
resume
)
Duty Cycle
Output Type
Current Consumption ( I
dd
)
OE Disable Current (I
OD
)
Output Disable Leakage Current
( I
leak
)
Standby Current (I
std
)
V
V
kΩ
MΩ
250
10
10
55
ms
ms
%
Note: 1. Frequencies not supported:
Range 1: From 209.000001MHz to 210.999999MHz
Range 2: From 251.000001MHz to 263.999999MHz
Range 3: From 314.000001MHz to 422.999999MHz
Range 4: From 502.000001MHz to 527.999999MHz
ABRACON IS
ISO9001:2008
CE RTIFIED
LLC
2 Faraday, Suite# B
|
Irvine
|
CA 92618
Revised: 07.21.15
Ph. 949.546.8000
|
Fax. 949.546.8001
Visit
www.abracon.com
for Terms and Conditions of Sale
How to select the I/O standard in the Quartus configuration pin?
Help: When configuring pins with Quartus, how do I select the I/O standard in the pin planner? The voltage is configured according to the hardware input voltage in the bank, but how do I select the su...
李豆芽 FPGA/CPLD
Evaluation and Application of Class D Audio Power Amplifiers
Among the basic amplifier topologies, class AB amplifiers have been widely used in various audio products, including mobile phones, mp3 players and PMP systems. Considering that class AB amplifiers ca...
feifei Analog electronics
EV2400 WIN7 64 BQ20Z45
Win7 64-bit, installed Bq20Z45R1, connected EV2400, the hardware properties show USB input device, can be updated to V0.28 through update. But the software reports an error, can not connect the batter...
qwqwqw2088 Analogue and Mixed Signal
Driver project for serial port chip 16550 using 2416 (2450) under wince-----Help!
Dear friends: I have the following project: Serial port driver based on S3C2416, serial port chip 16550, now there is MDD+PDD (middle layer) but lacks the lowest layer initialization code for 16550. D...
tt181003 Embedded System
Digital clock display based on FPGA
Using Verilog HDL language, I can display a needle-type digital clock on LCD through VGA, just like the clock in the date and time properties in the lower right corner of Windows. What I want to ask i...
goodbey155 FPGA/CPLD
Regarding the Hook ZwReadFile issue.
NTSTATUS NewNtReadFile( IN HANDLEFileHandle,IN HANDLEEventOPTIONAL,IN PIO_APC_ROUTINEApcRoutineOPTIONAL,IN PVOIDApcContextOPTIONAL,OUT PIO_STATUS_BLOCKIoStatusBlock,OUT PVOIDBuffer,IN ULONGLength,IN P...
sucuiqin Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2281  876  215  2142  1961  46  18  5  44  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号