DSC400-4244Q0001KE2T datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> DSC400-4244Q0001KE2T

Preview

DSC400-4244Q0001KE2T: DescriptionOTHER CLOCK GENERATOR; CategoryThe embedded processor and controller Microcontrollers and processors; File Size454KB，15 Pages; ManufacturerMicrochip; Websitehttps://www.microchip.com; Environmental Compliance

Download Datasheet Parametric View All

DSC400-4244Q0001KE2T Overview

OTHER CLOCK GENERATOR

DSC400-4244Q0001KE2T Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Microchip
package instruction	HVQCCN,
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	CLK/CRYSTAL FREQ-NOM IS REPLACED WITH MEMS INTERNAL CLOCK
JESD-30 code	R-XQCC-N32
length	5 mm
Humidity sensitivity level	1
Number of terminals	32
Maximum operating temperature	70 °C
Minimum operating temperature	-20 °C
Maximum output clock frequency	460 MHz
Package body material	UNSPECIFIED
encapsulated code	HVQCCN
Package shape	RECTANGULAR
Package form	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Filter level	AEC-Q100
Maximum seat height	0.9 mm
Maximum supply voltage	3.6 V
Minimum supply voltage	2.25 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	OTHER
Terminal form	NO LEAD
Terminal pitch	0.5 mm
Terminal location	QUAD
width	3.2 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER
Base Number Matches	1

Preview

Download Datasheet

View All

DSC400

Configurable Four Output, Low Jitter Crystal-less™ Clock Generator

General Description

The DSC400 is a four output crystal-less™

clock generator. It utilizes Micrel’s proven

PureSilicon™ MEMS technology to provide

excellent

jitter

and

stability

while

incorporating additional device functionality.

The frequencies of the outputs can be

identical or independently derived from

common PLLs.

Each

output

may

configured

independently to support a single ended

LVCMOS interface or a differential interface.

Differential options include LVPECL, LVDS, or

HCSL.

The DSC400 provides two independent select

lines for choosing between two sets of pre-

configured frequencies per bank. It also has

two OE pins to allow for enabling and

disabling outputs.

The DSC400 is packaged in a 20-pin QFN

(5mm x 3.2mm) and is available in extended

commercial and

industrial

temperature

grades.

Features



Low RMS Phase Jitter: <1 ps (typ)



High Stability: ±25ppm, ±50ppm



Wide Temperature Range

Ext. commercial: -20°C to 70°C

Industrial: -40°C to 85°C



High Supply Noise Rejection: -50 dBc



Four format configurable outputs:

LVPECL, LVDS, HCSL, LVCMOS



Available Pin-Selectable frequency table

1 pin per bank for 2 frequency sets



Wide Freq. Range:

2.3 MHz – 460 MHz



20 QFN Footprint (5mm x 3.2mm)



Excellent Shock & Vibration Immunity

Qualified to MIL-STD-883



High Reliability

20x better MTF than quartz based devices



Wide Supply Range of 2.25 to 3.6 V



Lead Free & RoHS Compliant



AEC-Q100 Automotive Qualified

Block Diagram

Applications



Communications and Networks



Ethernet

1G, 10GBASE-T/KR/LR/SR, and FCoE



Storage Area Networks

SATA, SAS, Fibre Channel



Passive Optical Networks

EPON, 10G-EPON, GPON, 10G-PON



HD/SD/SDI Video & Surveillance



Automotive



Media and Video



Embedded and Industrial



_____________________________________________________________________________________________________________________________ _________________

DSC400

Page 1

DSC400 Configurable Four Output, Low Jitter Crystal-less™ Clock Generator

Operational Description

The DSC400 is a crystal-less™ clock generator. Unlike older clock generators in the industry, it

does not require an external crystal to operate; it relies on the integrated MEMS resonator that

interfaces with internal PLLs. This technology enhances performance and reliability by allowing

tighter frequency stability over a far wider temperature range. In addition, the higher resistance to

shock and vibration decreases the aging rate to allow for much improved product life in the system.

Inputs

There are 4 input signals in the device. Each has an internal (40kΩ) pull up to default the selection

to a high (1). Inputs can be controlled through hardware strapping method with a resistor to

ground to assert the input low (0). Inputs may also be controlled by other components’ GPIOs

In case more than one frequency set is desired, FSB1 and FSB2 are used for independently

selecting one of two sets per bank. FSB1 selects the pre-configured set on Bank1 (CLK0 and CLK3)

and FSB2 selects the pre-configured set on Bank2 (CLK1 and CLK2), as shown in table 2.

If there is a requirement to disable outputs, the inputs OE1 and OE2 are used in conjunction to

disable the banks of outputs. Outputs are disabled in tristate (Hi-Z) mode, see Table 1 below.

Table 1: Output Enable (OE) Selection Table

OE1

OE2

Bank1 (CLK0 & CLK3)

Hi-Z

Running

Bank2 (CLK1 & CLK2)

Hi-Z

Running

Hi-Z

Running

Outputs

The four outputs are grouped into two banks. Each bank is supplied by an independent VDD to

allow for optimized noise isolation between the two banks. Each bank provides two synchronous

outputs generated by a common PLL:



Bank1 is composed of outputs CLK0 and CLK3

Bank2 is composed of outputs CLK1 and CLK2

Each output maybe pre-configured independently to be one of the following formats: LVCMOS,

LVDS, LVPECL or HCSL. In case the output is configured to be the single ended LVCMOS, the

frequency is generated on the true output (CLKx+) and the complement output (CLKx-) is shut off

in a low state. Frequencies can be chosen from 2.3MHz to 460MHz for differential outputs and from

2.3MHz to 170MHz on LVCMOS outputs.

Power

VDD1 and VDD2 supply the power to banks 1 and 2 respectively. Each VDD may have different

supply voltage from the other as long as it is within the 2.25V to 3.6V range. Each VDD pin should

have a 0.1µF capacitor to filter high frequency noise. VSS is common to the entire device.

_____________________________________________________________________________________________________________________________ _________________

DSC400

Page 3

Recommended Resources

What are the advantages of switching power adapters?

Five-Purpose Three-State Audio Logic Pen Circuit

Overvoltage protector circuit (1)

Zero-crossing detection thermostat circuit

Electronic Qigong therapeutic device circuit

Large dynamic range analog multiplication and division circuit diagram

About the use of LM311 comparator: LM311 does not use pull-up resistors (output is not connected to VCC+5V) and the output high and low voltages are 0.044V and 0.001V, and the output is connected to the IO port of 51. I want to make th...; miaosu5cm MCU

Application of various techniques in PCB design: Application of various techniques in PCB designThe number of digital designers and digital circuit board designers in the field of modern electronic engineering is increasing , which reflects the deve...; ww720457 Power technology

What should you pay attention to when developing microcontroller software for the first time?: Hello, seniors~ I am a fresh graduate, and now I work in an instrument design and production company that uses 51 single-chip microcomputers as processing chips. Since the company is not large, there ...; dr17 Embedded System

Green Tea Sharing ~ Inspirational Quotes: One sentence a day to fill you with energy every day: 1. Smart people are happy, and only those who think they are smart are troubled. Help others to reduce three points of trouble, and you will enjoy seven points of happiness. 2. Everyone has potential ...; 绿茶 Talking

Has anyone found that the official LaunchPad_Temp_GUI may not be able to find the com port when it is opened for the first time?: I tried it out. I can use a newly started computer for a while (but don't plug in LaunchPad). Then I plug in LaunchPad for the first time, press the button to switch to application mode, and then open...; wangfuchong Microcontroller MCU

Final command to compile qt:: From EEWORLD cooperation group: arm linux fpga embedded 0 (49900581)...; wangkj FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components