530NA657M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530NA657M000DGR

530NA657M000DGR: DescriptionLVDS Output Clock Oscillator, 657MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530NA657M000DGR Overview

LVDS Output Clock Oscillator, 657MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NA657M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	657 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Broadband amplifier circuit using MOS FET

Hi-Fi Walkman Set

Universal leakage protector circuit

Astable flash circuit

Series switching regulated power supply circuit diagram with output of 5V and 10A

Photodiode pollution gas detection circuit

How to control the network driver in Windows XP programming environment?: I need to implement a certain degree of gateway functionality in Windows XP, so I need to directly control the network driver in the application software. I need two most basic control functions: (1) ...; gwqnet Embedded System

How does ISE VHDL assign values to a two-dimensional array through ports?: I want to write a processor to read a matrix from RAM. After thinking about it, I think it is impossible, so please give me some advice. [[i] This post was last edited by dongxh on 2012-11-28 18:57 [/...; dongxh FPGA/CPLD

Mini6410 connected to 3G network card to access WCDMA Unicom network (2010-10-4): Reprinted from: http://www.arm9home.net/read.php?tid-8184.html Mini6410 has made new progress. Now it can connect to 3G network card to surf the Internet. The first one to be realized is the universal...; xyz.eeworld Embedded System

fifotongxin: FIFO Communication...; 三奘哥 FPGA/CPLD

AM335x android: I am using a board cut from am335x EVM with eeprom removed. There is no problem with the hardware because I can successfully port the linux system. Now I want to port the android system and the follow...; maomaotu TI Technology Forum

[2013 Contestants’ Attention] Application for Renesas Special Award Begins: Special thanks to[/font][/color][color=#535353][backcolor=rgb(245, 245, 240)][font=Arial, sans-serif][size=12px] [/size][/font][/backcolor][/color][color=#54564c][font=Arial, sans-serif][size=12px][ur...; fengxin Electronics Design Contest

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components