EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

ACT20JG41AC [V001]

Description
SQUARE FLANGE RECEPTACLE
CategoryThe connector   
File Size856KB,17 Pages
ManufacturerTE Connectivity
Websitehttp://www.te.com
Download Datasheet Parametric View All

ACT20JG41AC [V001] Overview

SQUARE FLANGE RECEPTACLE

ACT20JG41AC [V001] Parametric

Parameter NameAttribute value
Component typeelectrical connector
Connector Systemline to panel, line to panel
Sealableyes
Connectors and terminals terminate toWires and cables
Housing size21
shieldyes
Connector typefemale end, female end
Housing typeSquare flange female end
Number of Positions41
Number of power supply locations0
Number of signal positions41
Pre-installedno
position keyingC
keyingKeyway polarization C
Factory installed rear caseno
Operating voltage (VAC)600
Voltage (Vrms)1800
Operating voltage (VDC)850
Penetration typeno
Entrance methodBack penetration
Shell plating materialCadmium, outer diameter
Shell materialcomposite
Insulation MaterialsHard dielectric/silica gel
Sealedno
Fluid typeM2-V, MIL-DTL-5624 (JP-4,JP-5), MIL-DTL-83133 (JP-8), MIL-PRF-23699, MIL-PRF-5606, MIL-PRF-7808, SEA
Environmental protection typeElastomeric seal
O-ring materialSilica gel
weight23.7 g [ .0523 lb ]
environmental protectionyes
Perimeter sealing materialSilica gel
Contact Current Rating (Max) (A)7.5
reverse polarityno
Terminal layoutG41
Terminal typeLess Pin
Number of terminals (size 20)41
Panel Mount Feature Typesquare flange
Panel mount featureswith
Connector mounting typePanel
polar codeC
Joint alignment typekeying
joint fixationwith
flangesquare flange
Joint fixation typeThree-head thread
Location monitoringTiming
Component length31.5 mm [ 1.24 in ]
Cable size.2 – .52 mm² [ 24 – 20 AWG ]
Acceptable wire insulation diameter range1.02 – 2.11 mm [ .04 – .083 in ]
Working group temperature range-65 – 200 °C [ -85 – 392 °F ]
fluid resistanceyes
Circuit ApplicationSignal
Durability Level (Cycles)500
Package quantity1
Ignored load locationall
My FPGA learning process
Learning FPGA has gone through several stages. ①, learning VHDL and Verilog languages, and becoming familiar with various syntaxes of VHDL and Verilog languages. ②, FPGA learning, familiarity with the...
weierdadz FPGA/CPLD
About the problem of ST-LINKV2 debugger powering the target board
When designing a low-power application of STM8L, I wanted to power the target board through the ST-LINKV2 debugger for debugging convenience, but encountered some minor problems. STM8 debug interface ...
liutogo stm32/stm8
Introduction to SignalTap II
Introduction to SignalTap II...
heningbo FPGA/CPLD
Can the highest main frequency of DSP be obtained from the chip model?
The maximum main frequency of TI's DSP can be obtained from the chip model, but it may not be the same for each series. 1) TMS320C2000 series: TMS320F206 - maximum main frequency 20MHz. TMS320C203/C20...
fish001 DSP and ARM Processors
24V LED RGB5050 light strips will partially die after a few months of use
[table=98%] [tr][td][float=right] [/float] Hello everyone! After using the DC 24V LED RGB5050 light strip for a few months, some of the light sources will die, and most of the dead lights are blue and...
wzk198005 Power technology
The LCD is on, but there is no content. I don’t know why.
#include #include #define keyborad P0 #define LCD_data P1 //Data port #define delayNOP(); {_nop_();_nop_();_nop_();_nop_();}; #define uchar unsigned char #define uint unsigned int sbit wela = P2^7; sb...
simba_chen Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 851  1117  295  149  1590  18  23  6  4  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号