530JB135M000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530JB135M000BGR

530JB135M000BGR: DescriptionCMOS Output Clock Oscillator, 135MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530JB135M000BGR Overview

CMOS Output Clock Oscillator, 135MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530JB135M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	135 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

LED emergency light circuit diagram

DC 12V to AC 100V inverter power supply circuit design

Litex DFY-20, DFY-30 oil-filled electric heater circuit diagram

Radiation dosimeter circuit diagram

STK435 power amplifier circuit

Gas water heater circuit diagram

Protel Quick Tutorial: Protel quick tutorial, see attachment...; xiny06707 PCB Design

Why does an error occur when the kernel is halfway decompressed?: I made two, one is normal, but for some reason the other one fails when the kernel is halfway decompressed in sdram, and the error is different each time. The clock voltage is normal, and the solder j...; yuewei167 Embedded System

The rookie came with money (quite a lot of money) to discuss cooperation: I love electronic products very much. I am afraid that I will be forced to study clinical medicine due to my mother's influence. However, I have an idea in my mind for a long time. I want to develop a...; 狂奔的无尾熊 DIY/Open Source Hardware

Helper2416-45——Linux_Programing——POSIX thread synchronization part 2: [i=s]This post was last edited by yuanlai2010 on 2014-9-12 13:07[/i] [align=center][color=#004586][font=Liberation Serif, serif][size=16pt][b][size=20pt]P[/size]OSIX[/b][/size][/font][font=华文楷体][size=...; yuanlai2010 Embedded System

SysTick clock configuration (reprinted): [b] [size=3]void SysTick_Configuration(void) { /* Setup SysTick Timer for 100 msec interrupts */ if (SysTick_Config((SystemCoreClock) / 10)) // 1/10s=100ms { /* Capture error */ while (1); }[/size][/b...; 安_然 stm32/stm8

【Book Collection】Pulse digital circuit and its application: [b]Table of Contents:[/b] Explanation of Symbols Chapter 1 Introduction 1. What is a pulse and a pulse circuit 2. What is a digital signal and a digital circuit 3. The development and application of a...; wzt Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components