530TA118M000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530TA118M000BGR

530TA118M000BGR: DescriptionCMOS Output Clock Oscillator, 118MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530TA118M000BGR Overview

CMOS Output Clock Oscillator, 118MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530TA118M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	118 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Portable rechargeable light circuit

Copier paper tail detection circuit composed of photoresistor sensor

Double-ended input double-ended output (differential)

Introduction to varistor

LED-parallel LED digital tube dynamic scanning display circuit (common anode)

Series H-bridge multi-level main circuit converter

Design of infrared remote control signal receiving module based on FPGA: ...; 至芯科技FPGA大牛 FPGA/CPLD

How to analyze this switch control circuit: [i=s] This post was last edited by cl17726 on 2014-7-31 01:09 [/i]1) J2 should be a short-circuit cap, what will happen if it is connected? 2) What are the two capacitors C115/CE1 for? 3) AO4459 is a ...; cl17726 Analog electronics

[Transfer] An inconspicuous design mistake: Today I will write about two circuit design errors. The first one is caused by insufficient current gain. This circuit is based on other designers. You can learn some knowledge after reading it.The ma...; lixiaohai8211 Analog electronics

Can STM32G431 perform "bit-band operation"?: The data sheet says that the STM32G431 is a cortex-M4 core, which means that in theory it supports bit-band operations.#define BITBAND(addr, bitnum)((addr0xF0000000)+0x2000000+((addr0xFFFFF)5)+(bitnum...; bigbat stm32/stm8

MSP430 G2553 timer problem, newbie needs help!!!: I just got a G2553 chip. In the datasheet, it shows that there are two timers, Timer0_A3 and Timer1_A3. In the user manual, only TA and TB are explained. I want to ask, are the two timers in 2553 the ...; kimi_lee Microcontroller MCU

Does anyone know about SmsReceiveAllMessagesFromSIM?: I searched online, but all the results were about mobile security. Is there anyone who knows about this function? Can you explain it and help me figure it out? Actually, I just want to know whether th...; zuoyuntian Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components