530VB139M000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530VB139M000BGR

530VB139M000BGR: DescriptionCMOS Output Clock Oscillator, 139MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530VB139M000BGR Overview

CMOS Output Clock Oscillator, 139MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530VB139M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	139 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Farmland drainage automatic control circuit

Transistor reference basic bias circuit-voltage negative feedback type

High voltage generator excitation group overvoltage protection circuit

Infrared TV circuit

-9～-l4.5v collector output regulated power supply circuit

Computer motherboard circuit diagram 820 2_41

Tuya Sandwich Wi-Fi & BLE SoC NANO Main Control Board WBRU Unboxing Review: [i=s]This post was last edited by full_stack on 2022-5-9 00:54[/i]I am grateful to the platform for giving me a trial opportunity. I applied for Wi-FiBLE SoC NANO (WBRU). After consulting Tuya enginee...; full_stack RF/Wirelessly

Has anyone bought the SF-NIOS2 development board designed by Quanyou? I recently used it and found that it has defects: I recently used a configuration chip, but after downloading the .sof and .elf files to the chip, the board does not run after powering off and then on. The reset vector in the CPU has been changed to ...; sd6863959 FPGA/CPLD

The SHLoadDIBitmap function cannot display all images ending with bmp?: I found that in my wince5.0 system, only a 32-bit pixel image can be displayed, but the others cannot?...; zhuming_103 Embedded System

The six best smartphones of 2009. Do you own one?: According to foreign media reports today, US market analysis firm Gartner said that smartphones are the fastest growing segment in the mobile phone market this year, with sales in the third quarter of...; fish001 RF/Wirelessly

Smart Home QQ Group Number: 126309599: As title...; clever0725 DIY/Open Source Hardware

Does anyone have a tutorial for the ultra librarian binary reader version? I need it urgently! ! !: I am currently learning Cadence Allegro 16.5 and would like to use the ultra librarian binary reader version to generate a package, but I don't know how to use it?...; dahai6052 PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components