531UA103M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531UA103M000DG

531UA103M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 103MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531UA103M000DG Overview

CMOS/TTL Output Clock Oscillator, 103MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531UA103M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	103 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Detailed explanation of ambulance electronic flash signal circuit diagram

Humidifier working principle diagram

Rectifier circuit with central axis transformer output bipolar voltage b

Phototransistor uses capacitively coupled modulated light signal amplification circuit

555 infrared remote control switch circuit (2)

Computer motherboard circuit diagram 815 3_21

What development kits does ST have for 24V BLDC or PMSM?: There are a few on Taobao, but they are generally rough and I don't know what the matching routines will be like....; lsj306 stm32/stm8

Socket asynchronous communication problem under wince: Hi, everyone, I know that on PC, asynchronous can use WSAAsyncSelect function, but under wince, this function does not seem to be supported. If I want to implement socket asynchronous under wince, how...; duxiaowen Embedded System

Please help me, what is wrong with my elevator simulation program?: Our teacher wants to simulate a 3-story elevator. Please help me find where I went wrong. //Elevator controller/*Signal definition: clk: clock signal d1, d2, d3, d4: floor request signal o1, o2, o3, o...; lance0220 Embedded System

【Wireless transparent transmission】Achieve data sharing of more than 3 nodes: That is, each node is equipped with a computer, and each node sends data to all other nodes. However, I found that the nodes did not respond in broadcast mode, so how should I change it so that all no...; a102308667 RF/Wirelessly

[Evaluation of domestic FPGA Gaoyun GW1N-4 series development board]——11. Click on the LCD1602 screen: [i=s]This post was last edited by gs001588 on 2022-1-20 20:55[/i][Evaluation of domestic FPGA Gaoyun GW1N-4 series development board]——11. Click on the LCD1602 screenI have written a 12864 display app...; gs001588 Domestic Chip Exchange

How to reduce the voltage when converting AC 36 to DC: I am making an LED lighting device, using 36V AC as the power source, using a bridge circuit to rectify it into DC, and then using an LM3402 chip to drive the LED. The problem now is that the LM3402 c...; HUI535233725 Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components