530JA115M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530JA115M000BG

530JA115M000BG: DescriptionCMOS Output Clock Oscillator, 115MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530JA115M000BG Overview

CMOS Output Clock Oscillator, 115MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530JA115M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	115 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Ladder diagram of spraying process at 5# station

Digital circuit sound and light control stair delay switch circuit (4)

Low light alarm circuit

Battery Powered Capacitive Sensitive Touch Control Circuit Diagram

Sound alarm circuit 02 composed of LM3909

Four-channel wireless remote control toy car composed of TX-2/RX-2

Is there any information about MSP430F5438 AD conversion?: My graduation thesis needs to use MSP430F5438 to complete AD conversion. I knew nothing about MSP430F5438 before. I know that MSP430F5438 can complete many functions. I just need some information abou...; adam136 Microcontroller MCU

Testing of common electronic components: [b][font=宋体][size=15pt]Detection of commonly used electronic components[/size][/font][/b][b][font=verdana,][size=15pt][/size][/font][/b]...; liuyanliuyan Analog electronics

How to make a current expansion circuit to boost the voltage of 1.5V dry cell to 3.6V/6A? Thank you: [size=5]Using dry cell batteries, 1.5V and 3V input, boosting to 3.6V, the maximum current is 6A, how should I do it? I hope someone can give me some advice, thank you. I am wondering if the following...; alien_duck Power technology

About the initialization script file of DK LM3S9B96: Hi everyone, I want to put all the programs on SDRAM recently. So before IAR jlink downloads the programs to SDRAM, I need to initialize SDRAM first. Actually, it is to use an initialization mac scrip...; thecrazyboy Microcontroller MCU

The wince5.0 image I compiled myself cannot run on the board: The board I use is s3c2410, a product of Beijing Hengfeng Ruike, which provides a bsp package. I used pb5.0 to make a wince5.0 image file, with 0 errors and 451 warnings. However, after burning it int...; amsung_gs Embedded System

Please tell me how to output the cpld pulse.: First send a high level of 30ms, then send a pulse wave with a period of 15ms, the duty cycle is 2/3, assuming the clock is 1kHz. This has troubled me for a long time, I hope you can give me some advi...; 幸福两桶 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components