531UB564M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531UB564M000DG

531UB564M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 564MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531UB564M000DG Overview

CMOS/TTL Output Clock Oscillator, 564MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531UB564M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	564 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Asynchronous motor protection circuit composed of photoelectric coupler

D/A conversion circuit based on AD5542

Series voltage regulator circuit diagram of voltage amplifier

Black light wiring method

160-185℃ temperature regulator circuit

LED display circuit design driven by LED-74HC164 (common anode)

Analog Electronic Circuits Chapter 4 Integrated Operational Amplifier Circuits: Analog Electronic Circuits Chapter 4 Integrated Operational Amplifier CircuitsSection 1 Learning Requirements Section 2 Constant Current Source in Integrated Operational Amplifier Section 3 Differenti...; fighting Analog electronics

PCB Basic Learning Series: Protel 99 to Gerber File: PCB Basic Learning Series: Protel 99 to Gerber File Tutorial, welcome to download, learn and communicate! (Click on the attachment to download)...; jlcgwc PCB Design

Samples from me: STPS20L40CF STPS2L25U STPS3045CT STPS30L30CG STPS340B: STPS0520M ST 05+ STPS0520Z ST 05+ STPS0540Z ST 05+ STPS10150CT ST 05+ STPS1045B ST 05+ STPS1045D ST 05+ STPS10L25D ST 05+ STPS10L40CT ST 05+ STPS10L60D ST 05+ STPS1100U ST 05+ STPS1150 ST 05+ STPS1204...; RXKFZGS Analogue and Mixed Signal

usart1 remap: I am using the Shenzhou IV development board, which provides a routine using the usart1 default port on the CD.The board I made myself uses usart1 remapI want to port the routines in the CD to my boar...; dong_j_t stm32/stm8

Design of infrared communication circuit for single chip microcomputer: The circuit introduced in this article is a practical circuit used for time calibration and meter reading in time-sharing electricity meters. It is simple and practical. Using the asynchronous communi...; Aguilera Microcontroller MCU

I would like to ask you about the Beaglebone kernel version: I just started learning beaglebone, and now I have written a simplest LED driver, but I encountered the problem of inconsistent kernel versions. Simply put, the kernel version in ti-sdk-am335x-evm-05....; cd_keanu DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components