54QHST240LE datasheet, PDF - EEWORLD Datasheet

54QHST240LE: DescriptionBus Driver, HST/T Series, 2-Func, 4-Bit, Inverted Output, CMOS, CQCC20; Categorylogic logic; File Size2MB，84 Pages; ManufacturerDynex; Websitehttp://www.dynexsemi.com/

Download Datasheet Parametric View All

54QHST240LE Overview

Bus Driver, HST/T Series, 2-Func, 4-Bit, Inverted Output, CMOS, CQCC20

Parameter Name	Attribute value
Maker	Dynex
package instruction	,
Reach Compliance Code	unknown
Other features	RADIATION HARD CMOS/SILICON ON SAPPHIRE (SOS) TECHNOLOGY
series	HST/T
JESD-30 code	S-CQCC-N20
Logic integrated circuit type	BUS DRIVER
Number of digits	4
Number of functions	2
Number of ports	2
Number of terminals	20
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output characteristics	3-STATE
Output polarity	INVERTED
Package body material	CERAMIC, METAL-SEALED COFIRED
Package shape	SQUARE
Package form	CHIP CARRIER
propagation delay (tpd)	25 ns
Certification status	Not Qualified
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal form	NO LEAD
Terminal location	QUAD
Base Number Matches	1

LabView Notes 3: Three methods to implement dice games based on LabView: [i=s]This post was last edited by Mr_Dai on 2018-11-9 16:05[/i] [b][size=5]LabView Notes 3[/size][/b][size=4]: Three methods based on LabView to implement dice games[/size] [b][size=3]Method 1[/size][...; Mr_Dai Creative Market

EEWORLD Chip Coin Bidding Activity——Feiling Embedded Industrial-Grade Cortex-A8 Development Board OK335xS-Ⅱ (Prize Already Issued): [font=微软雅黑] The EEWORLD chip coin bidding event has begun. Are you ready for the chip coins? This time it's a heavyweight product - 3 pieces of Feiling embedded industrial-grade Cortex-A8 development ...; eric_wang Embedded System

Weekly highlights: 2018.6.25-7.1: [size=4]Hello everyone~ Another week has passed~ I took Yueyue to the beach to play on the weekend. The little guy was very excited to see the sea for the first time. He said goodbye to the sea when h...; okhxyyo Talking

【Altera soc experience tour】+ Implementation of wireless routing design based on ad hoc network on FPGA-SOC: [align=left][font=宋体] Implementation of wireless routing design based on ad hoc network on FPGA-SOC[font=宋体] [align=left][font=宋体] First of all, I apologize to everyone. Due to my busy work, I have no...; muhan9 FPGA/CPLD

The story of the dual_bank and single_bank upgrade of nrf51822 - on how little tacit understanding there is between engineers......: I'm really sleepy at the moment. After all, it's already 4:30 in the morning. But I really feel like I can't help feeling the indignation in my heart. So I decided to only post the conclusion first, a...; 辛昕 MCU

"Passing by, don't miss it" Timer interrupts dynamic scanning. Single step is fine. There will be problems as soon as it is implemented. .: ORG 0000H LJMP MAIN ORG 000BH LJMP TIMER0 ORG 0030H MAIN: MOV 31H,#0 MOV 32H,#0 MOV 33H,#10 MOV 34H,#0 MOV 35H,#0 MOV 36H,#10 MOV 37H,#0 MOV 38H, #0 SETB EA SETB IT0 SETB IT1 SETB EX0 SETB EX1 SETB ET...; wanglq2005 Embedded System

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components