55/2322-22-0/9-9 datasheet, PDF

55/2322-22-0/9-9: Description55/2322-22-0/9-9; CategoryWire/cable; File Size856KB，17 Pages; ManufacturerTE Connectivity; Websitehttp://www.te.com; Environmental Compliance

Download Datasheet Parametric View All

55/2322-22-0/9-9 Overview

55/2322-22-0/9-9

Parameter Name	Attribute value
Cable type	Spec 55
shield	yes
Cable type	Flat braided shielding and jacketing
Product Categories	High Performance - Sizes 44, 55 and RCW
Number of shares	19
Number of conductors	2
Rated voltage (V)	600
shielding material	silver coated copper, silver coated copper
Insulating sleeve color	White
Wire color	white, black
conductor material	silver coated copper, silver coated copper
Stock size (AWG)	34
Overall outer diameter	2.44 mm [ .096 in ]
Wire size (AWG)	22
Wire diameter	1.02 mm [ .04 in ]
Operating temperature range (°C)	-65 – 200

Urgently looking for experts: I am a novice using DE2 board. I don't know how to configure the pins when designing NIOS2 core. After adding FLASH, how to define the pins of the system edited in the schematic editing environment? I...; Andy22 Embedded System

Antenna gain calculation method: [size=4] Gain refers to the ratio of the power density of the signal generated by the actual antenna and the ideal radiating unit at the same point in space under the condition of equal input power. I...; Jacktang RF/Wirelessly

Calling HCI_SetCallback in bthcsr.dll in Bluetooth driver: I would like to ask experts, how is HCI_SetCallback called in bthcsr.dll? I have no idea, please help and advise....; guqiaoling Embedded System

Ask a question about verilog shift register: module test(CLK,STB,DATA,DOUT);input CLK,STB,DATA;output[7:0] DOUT ; reg[7:0] DOUT;reg[7:0] shifter;reg[7:0] bufferreg ;reg datacoming;reg[2:0] count;//initializeinitialbegincount = 0;datacoming = 0;b...; lilianglaoding FPGA/CPLD

Need help with detailed pinout information for lm733cn: I didn't find the pinout details of lm733cn on Baidu. Thanks to all the experts....; DZXX123 stm32/stm8

Using CPLD to connect DSP and PLX9054: [b]Abstract: [/b]This paper introduces the system design method of using CPLD to realize high-speed data transmission between DSP chip TMS320C6711b and PCI bridge chip PLX9054, and gives the correspon...; maker FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components