EEWORLDEEWORLDEEWORLD

Part Number

Search

552AD000112BGR

Description
LVPECL Output Clock Oscillator, 644.53125MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size4MB,80 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

552AD000112BGR Overview

LVPECL Output Clock Oscillator, 644.53125MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

552AD000112BGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresIT CAN ALSO OPERATE AT 622.08 MHZ
Maximum control voltage3.63 V
Minimum control voltage
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate80 ppm
frequency stability50%
JESD-609 codee4
Manufacturer's serial number552
Installation featuresSURFACE MOUNT
Nominal operating frequency644.53125 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size177.8mm x 127.0mm x 41.91mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
Si552
D
U A L
F
R E Q U E N C Y
VCXO (10 M H
Z T O
1.4 GH
Z
)
Features
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Applications
SONET/SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical Modules
Clock and data recovery
Ordering Information:
See page 7.
Description
The Si552 dual frequency VCXO utilizes Silicon Laboratories advanced
DSPLL
®
circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXO’s where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si552 IC based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Pin Assignments:
See page 6.
(Top View)
V
C
1
2
3
6
5
4
V
DD
FS
GND
CLK–
CLK+
Functional Block Diagram
V
DD
CLK- CLK+
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
®
Clock Synthesis
ADC
V
C
FS
GND
Rev. 0.5 7/06
Copyright © 2006 by Silicon Laboratories
Si552
[TI recommended course] #Live replay: TI's new generation C2000? microcontroller#
//training.eeworld.com.cn/TI/show/course/5555...
想学FPGA的小白 TI Technology Forum
Some 6S questions
The 6S mentioned here may be a little unfamiliar to everyone, but 4S and 5S may be familiar to everyone. 6S is of course the successor to them, hahaha, all nonsense is the truth! A brief introduction ...
DIAG Talking about work
Using single chip microcomputer to control and display clock status
This program is also a program that we find interesting when we are working on it. In fact, the basics are similar to the program list of electronic species.msec equ 30h/* Set the starting address of ...
rain MCU
Why does the IQ signal need trim???
Why does the IQ signal need to be trimmed??? I have seen many mobile phone or Bluetooth manufacturers trimming IQ. Why do they need to trim??? How do they trim???...
debugme RF/Wirelessly
Instruction cycle!!! Please help!
What is the clock pulse period of the following instructions? Is it 4us or 6us!!!?? As I understand it, scl2 is 1us, and two empty instructions are 2us, so one cycle should be 6us. But the operating f...
gjfzb Embedded System
Voltage-dividing stable working point single-tube common-emitter amplifier circuit
Circuit diagram Input signal amplitude is 0.05 voltsOscilloscope display waveform...
eeboyok Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1020  461  1565  1621  2342  21  10  32  33  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号