EEWORLDEEWORLDEEWORLD

Part Number

Search

70T631S8BFGI8

Description
Dual-Port SRAM
Categorystorage    storage   
File Size232KB,27 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

70T631S8BFGI8 Overview

Dual-Port SRAM

70T631S8BFGI8 Parametric

Parameter NameAttribute value
MakerIDT (Integrated Device Technology)
Reach Compliance Codecompliant
Memory IC TypeDUAL-PORT SRAM
Base Number Matches1
Features
HIGH-SPEED 2.5V
512/256K x 18
ASYNCHRONOUS DUAL-PORT
STATIC RAM
WITH 3.3V 0R 2.5V INTERFACE
IDT70T633/1S
True Dual-Port memory cells which allow simultaneous
access of the same memory location
High-speed access
– Commercial: 8/10/12/15ns (max.)
– Industrial: 10/12ns (max.)
RapidWrite Mode simplifies high-speed consecutive write
cycles
Dual chip enables allow for depth expansion without
external logic
IDT70T633/1 easily expands data bus width to 36 bits or
more using the Master/Slave select when cascading more
than one device
M/S = V
IH
for
BUSY
output flag on Master,
M/S = V
IL
for
BUSY
input on Slave
Busy and Interrupt Flags
On-chip port arbitration logic
U B
L
LB
L
Full hardware support of semaphore signaling between
ports on-chip
Fully asynchronous operation from either port
Separate byte controls for multiplexed bus and bus
matching compatibility
Sleep Mode Inputs on both ports
Supports JTAG features compliant to IEEE 1149.1 in
BGA-208 and BGA-256 packages
Single 2.5V (±100mV) power supply for core
LVTTL-compatible, selectable 3.3V (±150mV)/2.5V (±100mV)
power supply for I/Os and control signals on each port
Available in a 256-ball Ball Grid Array and 208-ball fine pitch
Ball Grid Array
Industrial temperature range (–40°C to +85°C) is available
for selected speeds
Green parts available, see ordering information
Functional Block Diagram
UB
R
LB
R
R/
W
L
B
E
0
L
B
E
1
L
B
E
1
R
B
E
0
R
R/
W
R
C E
0L
CE
1L
C E
0R
CE
1R
OE
L
Dout0-8_L
Dout9-17_L
Dout0-8_R
Dout9-17_R
OE
R
512/256K x 18
MEMORY
ARRAY
I/O
0L
- I/O
17L
Din_L
Din_R
I/O
0R
- I/O
17R
A
18L
(1)
A
0L
Address
Decoder
ADDR_L
ADDR_R
Address
Decoder
A
18R
(1)
A
0R
TDI
OE
L
C E
0L
CE
1L
ARBITRATION
INTERRUPT
SEMAPHORE
LOGIC
OE
R
C E
0R
CE
1R
TDO
JTAG
TCK
TMS
T R ST
R/W
L
R/W
R
B U S Y
L(2,3)
S EM
L
INT
L(3)
ZZ
(4)
(4)
ZZ
L
ZZ
R
NOTES:
CONTROL
LOGIC
1. Address A
18
x is a NC for IDT70T631.
2.
BUSY
is an input as a Slave (M/S=V
IL
) and an output when it is a Master (M/S=V
IH
).
3
BUSY
and
INT
are non-tri-state totem-pole outputs (push-pull).
4. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. OPTx,
INTx,
M/S and the
sleep mode pins themselves (ZZx) are not affected during sleep mode.
B U S Y
R(2,3)
M/S
SEM
R
IN T
R(3)
5670 drw 01
OCTOBER 2011
DSC-5670/8
1
©2011 Integrated Device Technology, Inc.
Design of a warning system to prevent rear-end collision of automobiles
Abstract: This paper introduces the highway rear-end collision prevention warning system, which consists of an information collection unit, a central control unit, an alarm circuit and a display outpu...
guangqiji Automotive Electronics
How does stm32 read the values of R13 and R14?
It doesn't matter whether you use keil, iar or mixed programming, as long as you can access it!!!I want to write a multi-tasking program, but I can't even access SP!!!...
younghorse2012 stm32/stm8
Can the move vertices operation be performed in AD17.1?
I saw that some versions of AD can perform the move vertices operation, which means moving vertices to modify the shape of the copper. The shortcut key is EMG, but my AD17 does not have this option. W...
南山维拉 PCB Design
I am a beginner in 430 MCU and would like some guidance.
I am a beginner in 430 MCU and would like some guidance....
Mr。树 Microcontroller MCU
Help!! The counter described in Verilog does not output any signal during behavioral simulation?
The input clock is 1MHz, i.e. 1us, and a periodic signal as shown in the figure below needs to be generated: 20us 10us 20us ____ ________ ________ My idea is to use the counter to count 20, 30, and 50...
314613767 FPGA/CPLD
A method for analyzing and correcting amplitude and phase errors of wideband radar
The influence of amplitude and phase inconsistency between three channels of broadband monopulse radar system and orthogonal channel error of coherent detector on system performance is analyzed and st...
JasonYoo Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 908  932  2895  2720  2809  19  59  55  57  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号