White Electronic Designs
FEATURES
n
Access Times 70, 85, 100, 120ns
n
Revolutionary, Center Power/Ground Pinout
JEDEC Approved
• 32 lead Ceramic SOJ (Package 101)
n
Evolutionary, Corner Power/Ground Pinout
JEDEC Approved
• 32 pin Ceramic DIP (Package 300)
• 32 lead Ceramic SOJ (Package 101)
• 32 lead Ceramic Flat Pack (Package 206)
WMS128K8-XXX
128Kx8 MONOLITHIC SRAM, SMD 5962-96691
n
MIL-STD-883 Compliant Devices Available
n
Commercial, Industrial and Military Temperature Range
n
5 Volt Power Supply
n
Low Power CMOS
n
2V Data Retention Devices Available
(Low Power Version)
n
TTL Compatible Inputs and Outputs
R
EVOLUTIONARY
P
INOUT
32 CSOJ (DR)
E
VOLUTIONARY
P
INOUT
32 DIP (C)
32 CSOJ (DE)
32 FLATPACK (FE)
T
OP
V
IEW
T
OP
V
IEW
P
IN
D
ESCRIPTION
A
0-16
I/O
0-7
CS
OE
WE
V
CC
GND
Address Inputs
Data Input/Output
Chip Select
Output Enable
Write Enable
+5.0V Power
Ground
March 2003 Rev. 6
1
White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com
White Electronic Designs
A
BSOLUTE
M
AXIMUM
R
ATINGS
Parameter
Symbol
Min
Max
Unit
CS
OE
WE
WMS128K8-XXX
T
RUTH
T
ABLE
Mode
Data I/O
Power
Operating Temperature
Storage Temperature
Signal Voltage Relative to GND
Junction Temperature
Supply Voltage
T
A
T
STG
V
G
T
J
V
CC
-55
-65
-0.5
+125
+150
Vcc+0.5
150
°C
°C
V
°C
V
H
L
L
L
X
L
H
X
X
H
H
L
Standby
Read
Out Disable
Write
High Z
Data Out
High Z
Data In
Standby
Active
Active
Active
-0.5
7.0
R
ECOMMENDED
O
PERATING
C
ONDITIONS
Parameter
Symbol
Min
Max
Unit
Supply Voltage
Input High Voltage
Input Low Voltage
V
CC
V
IH
V
IL
4.5
2.2
-0.5
5.5
V
CC
+ 0.3
+0.8
V
V
V
C
APACITANCE
(TA = +25°C)
Parameter
Symbol
Condition
Package
Max
Unit
Input capacitance
C
IN
V
IN
= 0V, f = 1.0MHz
32 Pin CSOJ, DIP,
Flat Pack Evolutionary
32 Pin CSOJ Revolutionary
12
20
12
20
pF
pF
pF
pF
Output capicitance
C
OUT
V
OUT
= 0V, f = 1.0MHz
32 Pin CSOJ, DIP,
Flat Pack Evolutionary
32 Pin CSOJ Revolutionary
This parameter is guaranteed by design but not tested.
DC C
HARACTERISTICS
(VCC = 5.0V, GND = 0V, TA = -55°C
TO
+125°C)
Parameter
Sym
Conditions
Min
-70
Max
Min
-85
Max
Min
-100
Max
Min
-120
Max
Units
Input Leakage Current
Output Leakage Current
Operating Supply Current
Standby Current
Output Low Voltage
Output High Voltage
I
LI
I
LO
I
CC
I
SB
V
OL
V
OH
V
CC
= 5.5, V
IN
= GND to V
CC
CS = V
IH
, OE = V
IH
, V
OUT
= GND to V
CC
CS = V
IL
, OE = V
IH
, f = 5MHz, Vcc = 5.5
CS = V
IH
, OE = V
IH
, f = 5MHz, Vcc = 5.5
I
OL
= 2.1mA, Vcc = 4.5
I
OH
= -1.0mA, Vcc = 4.5
2.4
10
10
30
5
0.4
2.4
10
10
30
5
0.4
2.4
10
10
30
5
0.4
2.4
10
10
30
5
0.4
µA
µA
mA
mA
V
V
NOTE: DC test conditions: VIH = VCC -0.3V, VIL = 0.3V
D
ATA
R
ETENTION
C
HARACTERISTICS
(TA = -55°C
TO
+125°C)
Parameter
Symbol
Conditions
-70
Min
Max
Min
-85
Max
-100
Min
Max
-120
Min
Max
Units
Data Retention
Supply Voltage
Data Retention
Current
V
DR
I
CCDR1
CS
³
V
CC
-0.2V
V
CC
= 3V
2.0
5.5
1
2.0
5.5
1
2.0
5.5
1
2.0
5.5
1
V
mA
White Electronic Designs Corporation • Phoenix AZ • (602) 437-1520
2
White Electronic Designs
AC C
HARACTERISTICS
(VCC = 5.0V, TA = -55°C T
O
+125°C)
Parameter
Read Cycle
Symbol
Min
-70
Max
Min
-85
Max
Min
-100
WMS128K8-XXX
-120
Max
Min
Max
Units
Read Cycle Time
Address Access Time
Output Hold from Address Change
Chip Select Access Time
Output Enable to Output Valid
Chip Select to Output in Low Z
Output Enable to Output in Low Z
Chip Disable to Output in High Z
Output Disable to Output in High Z
t
RC
t
AA
t
OH
t
ACS
t
OE
t
CLZ
1
t
OLZ
1
t
CHZ
1
t
OHZ
1
70
70
3
70
35
3
0
25
25
85
85
3
85
45
3
0
25
25
100
100
3
100
50
3
0
35
35
120
120
3
120
60
3
0
35
35
ns
ns
ns
ns
ns
ns
ns
ns
ns
1. This parameter is guaranteed by design but not tested.
AC C
HARACTERISTICS
(VCC = 5.0V, TA = -55°C T
O
+125°C)
Parameter
Write Cycle
Symbol
Min
-70
Max
Min
-85
Max
Min
-100
Max
Min
-120
Max
Units
Write Cycle Time
Chip Select to End of Write
Address Valid to End of Write
Data Valid to End of Write
Write Pulse Width
Address Setup Time
Address Hold Time
Output Active from End of Write
Write Enable to Output in High Z
Data Hold Time
t
WC
t
CW
t
AW
t
DW
t
WP
t
AS
t
AH
t
OW
1
70
60
60
30
50
0
5
5
25
0
85
75
75
35
55
0
5
5
30
0
100
80
80
40
70
0
5
5
35
0
120
100
100
50
80
0
5
5
35
0
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
t
WHZ
t
DH
1
1. This parameter is guaranteed by design but not tested.
AC T
EST
C
IRCUIT
Parameter
AC T
EST
C
ONDITIONS
Typ
Unit
Input Pulse Levels
Input Rise and Fall
Input and Output Reference Level
Output Timing Reference Level
V
IL
= 0, V
IH
= 3.0
5
1.5
1.5
V
ns
V
V
Notes:
VZ is programmable from -2V to +7V.
IOL & IOH programmable from 0 to 16mA.
Tester Impedance Z0 = 75
W.
VZ is typically the midpoint of VOH and VOL.
IOL & IOH are adjusted to simulate a typical resistive load circuit.
ATE tester includes jig capacitance.
3
White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com
White Electronic Designs
T
IMING
W
AVEFORM
- R
EAD
C
YCLE
WMS128K8-XXX
t
RC
ADDRESS
t
AA
t
OH
DATA I/O
PREVIOUS DATA VALID
DATA VALID
READ CYCLE 1 (CS = OE = V
IL
, WE = V
IH
)
W
RITE
C
YCLE
- WE C
ONTROLLED
t
WC
ADDRESS
t
AW
t
CW
CS
t
AH
t
AS
WE
t
WP
t
OW
t
WHZ
t
DW
t
DH
DATA I/O
DATA VALID
WRITE CYCLE 1, WE CONTROLLED
W
RITE
C
YCLE
- CS C
ONTROLLED
t
WC
ADDRESS
WS32K32-XHX
t
CW
t
AH
t
AS
CS
t
AW
t
WP
WE
t
DW
DATA I/O
DATA VALID
t
DH
WRITE CYCLE 2, CS CONTROLLED
White Electronic Designs Corporation • Phoenix AZ • (602) 437-1520
4
White Electronic Designs
P
ACKAGE
101: 32 L
EAD
, C
ERAMIC
SOJ
21.1 (0.830) ± 0.25 (0.010)
0.2 (0.008)
± 0.05 (0.002)
WMS128K8-XXX
3.96 (0.156) MAX
0.89 (0.035)
Radius TYP
11.23 (0.442)
± 0.30 (0.012)
9.55 (0.376) ± 0.25 (0.010)
1.27 (0.050) ± 0.25 (0.010)
1.27 (0.050) TYP
19.1 (0.750) TYP
ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES
P
ACKAGE
206: 32 L
EAD
, C
ERAMIC
F
LAT
P
ACK
20.83 (0.820)
± 0.25 (0.010)
3.18 (0.125) MAX
PIN 1
IDENTIFIER
10.41 (0.410)
± 0.13 (0.005)
7.87 (0.310)
± 0.13 (0.005)
6.35 (0.250)
MIN
0.43 (0.017)
± 0.05 (0.002)
0.127 (0.005)
+ 0.05 (0.002)
– 0.025 (0.001)
1.27 (0.050) TYP
19.05 (0.750) TYP
ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES
5
White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com
PCB Design
京公网安备 11010802033920号
EEWORLD
