EEWORLDEEWORLDEEWORLD

Part Number

Search

531FC382M000DG

Description
LVDS Output Clock Oscillator, 382MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531FC382M000DG Overview

LVDS Output Clock Oscillator, 382MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FC382M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency382 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
CC2650 Development Board DIY Part 4 - Functional Design and NapOS
[i=s] This post was last edited by fyaocn on 2015-11-20 12:37 [/i] Functional design and NapOS 1. Functional design of CC2650 development board for environmental monitoring Environmental monitoring is...
fyaocn RF/Wirelessly
Features of wireless modules applied to large equipment
[backcolor=rgb(225, 230, 215)][size=14px] Safety is a key consideration in the operation of large equipment such as cranes. The application of wireless modules makes wireless control technology play a...
dwzt RF/Wirelessly
Why is this a VDD power supply with an external stabilizing capacitor?
There is a sentence in the STM32 application note: "The VDD pin must be connected to the VDD power supply with external stabilization capacitors (11 100nF ceramic capacitors and one tantalum capacitor...
fangzhh2008 stm32/stm8
Regarding the issue of changing team members when registering for the National Electronic Design Competition?
[i=s]This post was last edited by paulhyde on 2014-9-15 09:16[/i]I would like to ask, when does the school usually determine the final list of players participating in the competition? Is it possible ...
shaoxianlei Electronics Design Contest
ARM kernel state performs floating point operations
In order to do floating point operations in kernel mode, first add EXTRA_CFLAGS += -Wall -O0 -mfpu=neon -mfloat-abi=softfp -I. -lm -lrt in Makefile, and then enclose the code involving floating point ...
chao DSP and ARM Processors
Asking a hardware expert to help solve an FPGA input problem
//Sound process processing void rangeprocess(long int nMyRange,long int nMyPDelay) { //float screenvalue; long int nTotal; long int nDiv; long int nAverage,nResidual,temp; int i,j; //nResidualAverage,...
夏日冰纯 The Industrial Cloud

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 937  908  2690  658  580  19  55  14  12  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号