EEWORLDEEWORLDEEWORLD

Part Number

Search

530AA650M000DGR

Description
LVPECL Output Clock Oscillator, 650MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530AA650M000DGR Overview

LVPECL Output Clock Oscillator, 650MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA650M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency650 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
What are the markets for wireless digital television?
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i]What are the markets for wireless digital television?Nowadays, I see that cities and most of the countryside have cable TV. When ...
GUO Mobile and portable
[ST Motor Kit Evaluation Activity] Reasons and Solutions for Rejection of SDK5.0 Application (ST Official Reply)
[font=微软雅黑][size=4][b]Related activities: [align=left][color=#004004][backcolor=transparent][u][url=https://bbs.eeworld.com.cn/thread-643348-1-1.html]ST Motor Evaluation Prize-giving Campaign: Collect...
nmg stm32/stm8
Can the double-row pins with 1.27mm pitch carry gigabit differential signals?
1. I want to design a motherboard + baseboard, and I am considering using a 1.27mm pitch double-row pin header to connect the motherboard and baseboard. 2. One of the gigabit differential signals (fro...
yshmily PCB Design
Experts, please help me find the difference between these two analog switches used in voltage divider resistors
[i=s]This post was last edited by littleshrimp on 2015-12-10 15:50[/i] Which one is better, the Kelvin connection below or the one above? What are the differences?...
littleshrimp Analog electronics
Zhou Ligong's interrupt KEY program
I would like to ask you, there are a few things I don't understand about Zhou Ligong's KEY external interrupt program #define BEEP (1ul7) /* BEEP defines PIO2_7 */ #define KEY (1ul0) /* Key defines PI...
常见泽1 NXP MCU
Introduction to Zephyr RTOS - IoT OS from the Linux Foundation
[i=s]This post was last edited by tidyjiang8 on 2017-1-3 20:31[/i] [align=center][size=5][b]Introduction to Zephyr RTOS - IoT operating system from the Linux Foundation[/b][/size] [/align] [list] [*][...
tidyjiang8 Real-time operating system RTOS

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1447  812  1454  2194  2805  30  17  45  57  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号