530AB18M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530AB18M0000DGR

530AB18M0000DGR: DescriptionLVPECL Output Clock Oscillator, 18MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size1MB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AB18M0000DGR Overview

LVPECL Output Clock Oscillator, 18MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB18M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	18 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



1.4 GH

)

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation



Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.5 6/18

Si530/531

Recommended Resources

800-meter transmitter circuit diagram using surface acoustic resonator

JZLF-31F thyristor automatic excitation device circuit

Double-ended input double-ended output (differential)

A circuit composed of an op amp that provides a precise reference voltage

Astable circuit to improve output waveform

Deformed capacitive negative feedback sawtooth wave circuit

Requesting schematic diagram of Ethernet RJ45 package.: [color=#ff0000]This is mine. It's ugly. I want one like this. [/color] [color=#0000ff]Please give me one if you are a forum friend. Thanks in advance. . . . [/color] [[i] This post was last edited by ...; fendou Microcontroller MCU

The child is becoming more and more individualistic: One of my colleague's 8-year-old boys, who is in the second grade of primary school, went home from school today but did not get off the bus at the bus stop in front of his house. His parents did not ...; eeleader Talking about work

My seventh experiment in learning FPGA from scratch (record): My seventh experiment in learning FPGA from scratch (record it). The seventh experiment is to write a driver for the digital tube to drive the dynamic scanning display of the digital tube. The driver ...; ihalin FPGA/CPLD

Is it possible to do OpenGL development under VxWorks?: Should I use windml or zinc or is there a better tool? What is the difficulty, is it the graphics acceleration part of ati or nvidia? Please feel free to give me some advice...; bonjovi2003 Real-time operating system RTOS

How to change the Cadence component package individually: How can I change the wrong package setting for a component? I originally wanted 0603, but selected 0402. How can I change it to 0603?...; 天天1 PCB Design

SEED-EXP430F5529 USB Experiment Board continues to be popular! ! !: [font=微软雅黑][size=3][color=#06699][url=https://www.eeworld.com.cn/huodong/20130225TI_MSP430F5529/]EEWORLD University Hall: The Use and Development of TI MSP430F5529[/url][/color][color=#000000][/color]...; EEWORLD社区 Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components