EEWORLDEEWORLDEEWORLD

Part Number

Search

531MB1119M00DGR

Description
LVPECL Output Clock Oscillator, 1119MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531MB1119M00DGR Overview

LVPECL Output Clock Oscillator, 1119MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MB1119M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1119 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Please help me, how can I establish a kernel debugging relationship between PB5.0 and the development board? Urgent!!!
Please help me, how can I establish a kernel debugging relationship between PB5.0 and the development board? I hope that when the development board is started, PB5.0 can perform single-step debugging ...
lmjxcg Embedded System
WinCE 4.2 IE upgrade problem
During the reference process of wince 4.2, I encountered the following problems. Since the version is too old, it is difficult to find information. I hope experts can give me some advice. 1. The origi...
jgj Embedded System
[Help] Does anyone have a self-recovery overcurrent and overvoltage protection circuit schematic?
I want to make a self-recovering overvoltage and overcurrent protection circuit, but I have tried for a long time and cannot realize the function. Please help me, experts...
lebronssss Analog electronics
Talk about changing the date format of TI eZ430-Chronos
The default date format of the watch is day and month, which looks very unpleasant. I modified the program at night and it was fixed. It took some effort to disassemble the watch, and the buttons did ...
upc_arm Microcontroller MCU
[Me and WEBENCH] Comparison of power supply solutions based on TMS320VC33DSP control board (physical comparison test)
[i=s] This post was last edited by fengye5340 on 2014-1-6 13:41 [/i] [align=left][size=4][color=Blue][b][font=仿宋,仿宋_GB2312][size=14.0pt]1. [Introduction to the original solution] [/size][/font][/b][/c...
fengye5340 Analogue and Mixed Signal
Which modules in Quartus occupy on-chip memory?
Which modules in quartus occupy on-chip memory? How can I see which IPs occupy how many M4K modules? Thank you.10485760 is 10Mbit. Is this the size of on-chip memory?The M4K of EP2C35 is 105 RAM, whic...
tianma123 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1970  845  1372  516  133  40  18  28  11  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号