531SC1002M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531SC1002M00DGR

531SC1002M00DGR: DescriptionLVDS Output Clock Oscillator, 1002MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531SC1002M00DGR Overview

LVDS Output Clock Oscillator, 1002MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SC1002M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1002 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Circuit diagram of clock signal with adjustable duty cycle composed of four NOT gates

Vehicle speed display circuit

Freezer and cooling pump interlock control circuit

Circuit diagram of adding hands-free function to telephone

250mA high-speed buffer BUF634 circuit diagram

Muscle stretch detector circuit

How can we make the power supply digital display more accurate?: [i=s] This post was last edited by Yizhucao on 2018-3-9 15:26 [/i] I have made many digital screen displays. Sampling is very important, but I see that the digital displays made by others always have ...; 一株草 Power technology

Arm-based rock-paper-scissors game: [size=12px][table=98%] [tr][td]Please design a rock-paper-scissors game for me based on arm. I really have no idea:Mad:[color=#333333][font=arial, 宋体, sans-serif,]Requirements: 1. Record the opponent ...; 三年等 ARM Technology

Loto practical tips (6) SPI decoding with oscilloscope + logic analyzer: SPI is a high-speed, full-duplex, synchronous communication bus, and only occupies four wires on the chip pins, saving the chip pins. SPI is widely used in circuit systems in master-slave mode. I anal...; LOTO2018 Power technology

EEWORLD University - Introduction to Atmel Software Framework (ASF) (Part 2): Atmel Software Framework (ASF) Introduction (Part 2) : https://training.eeworld.com.cn/course/461This video will introduce you to the Atmel software framework by using PWM mode on a GPIO pin to dim an...; dongcuipin Embedded System

atmega128 485 receiving and sending problems, no response but the two RXD TXD terminals of the serial port can receive data: #define FRAMING_ERROR (10) { BIT_LED_WORK = 0; --tx_counter1; UDR1=tx_buffer1[tx_rd_index1]; if (++tx_rd_index1 == TX_BUFFER_SIZE1) tx_rd_index1=0; } else { BIT_LED_WORK = 1; // RS485_R; RevEnble(); }...; microchenhard Embedded System

What do you think of the national competition work test?: [i=s]This post was last edited by paulhyde on 2014-9-15 03:56[/i] We will go to test the work tomorrow, and I am looking forward to it working and getting a good result....; 翱翔蓝天 Electronics Design Contest

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components