552AD000123BGR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 552AD000123BGR

552AD000123BGR: DescriptionLVPECL Output Clock Oscillator, 166.62857MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size4MB，80 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

552AD000123BGR Overview

LVPECL Output Clock Oscillator, 166.62857MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

552AD000123BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	IT CAN ALSO OPERATE AT 155.52000 MHZ
Maximum control voltage	3.63 V
Minimum control voltage
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	80 ppm
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	552
Installation features	SURFACE MOUNT
Nominal operating frequency	166.62857 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	177.8mm x 127.0mm x 41.91mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

Si552

U A L

R E Q U E N C Y

VCXO (10 M H

Z T O

1.4 GH

)

Features

Available with any-rate output

frequencies from 10–945 MHz and

select frequencies to 1.4 GHz

Two selectable output frequencies

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL, LVDS

& CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Applications

SONET/SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical Modules

Clock and data recovery

Ordering Information:

See page 7.

Description

The Si552 dual frequency VCXO utilizes Silicon Laboratories advanced

DSPLL

circuitry to provide a very low jitter clock for all output frequencies.

The Si552 is available with any-rate output frequency from 10 to 945 MHz

and select frequencies to 1400 MHz. Unlike traditional VCXO’s where a

different crystal is required for each output frequency, the Si552 uses one

fixed crystal frequency to provide a wide range of output frequencies. This

IC based approach allows the crystal resonator to provide exceptional

frequency stability and reliability. In addition, DSPLL clock synthesis

provides superior supply noise rejection, simplifying the task of generating

low jitter clocks in noisy environments typically found in communication

systems. The Si552 IC based VCXO is factory configurable for a wide

variety of user specifications including frequency, supply voltage, output

format, tuning slope, and temperature stability. Specific configurations are

factory programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

Pin Assignments:

See page 6.

(Top View)

GND

CLK–

CLK+

Functional Block Diagram

CLK- CLK+

Fixed

Frequency XO

Any-rate

10–1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 0.5 7/06

Si552

Recommended Resources

Light control switch circuit 3 controlled by flashlight

TDA1510A power amplifier circuit diagram

New ZTE GDH-30 dynamic characteristics test circuit

STR80145 application circuit diagram b

Charging circuit diagram using power MOSFET

Negative 2V-12V reference voltage source

Please tell me about mega16 SPI transmission data: I have a question: When does the mega16 SPI data transfer happen? Is it when the SS pin is turned low or after the data is written to SPDR? When writing a program, should I write data to SPDR first or...; citylove Embedded System

[RVB2601 Creative Application Development] Zero-based Part 1: Play with RVB2601 (based on RISC-V MCU) Getting Started Board Power On: [i=s]This post was last edited by RISC-Vduino on 2022-6-25 09:35[/i]This article is a hands-on practice of getting started with zero foundation. If you get the board for the first time and want to dev...; RISC-Vduino XuanTie RISC-V Activity Zone

Why is the ADC result of ADuCM360 FFFFFF0?: I modified the original ADI example and was able to see the ADC value. But I'm not sure if it's real. I'm using my own programming method now. The voltage level connected to the ADC pin is the voltage...; dontium ADI Reference Circuit

2011 Electronic Design Contest Temperature Control Topic Prediction: [i=s]This post was last edited by paulhyde on 2014-9-15 09:02[/i]0.5 degree temperature change, digital display. 2 ohm power resistor heats up, the resistor is well insulated and placed in a high 45 d...; dellric Electronics Design Contest

Expedition PCB 4 layer drawing method help: It is generally said that the 2nd and 3rd layers are for ground and power, but how can I draw the ground on the 2nd layer and the power on the 3rd layer? How should it be drawn? Is it just like laying...; sagacl1 PCB Design

Read and write SD card in SPI mode: I'm writing a program for an SD card recently. The interface I use is SPI. The card I'm testing is a 4G Kingston high-speed card. I've run into a problem. After initialization, I send CMD58 to read th...; all_us stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components